A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA

被引:0
作者
Piscopo, Valeria [1 ]
Dolmeta, Alessandra [1 ]
Mirigaldi, Mattia [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy
关键词
True Random Number Generators; ring oscillators; entropy; open-source hardware; key generation; FPGA;
D O I
10.3390/s25061678
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Any cryptographic system strongly relies on randomness to ensure robust encryption and masking methods. True Random Number Generators play a fundamental role in this context. The National Institute of Standards and Technology (NIST) and the Bundesamt f & uuml;r Sicherheit in der Informationstechnik (BSI) provide guidelines for designing reliable entropy sources to fuel cryptographic Random Bit Generators. This work presents a highly parameterized, open-source implementation of a TRNG based on ring oscillators, complemented by an optimized Keccak conditioning unit. The design process is accompanied by a thorough study of the relevant literature and standards, specifying the requirements for reliable entropy sources in cryptographic systems. The design of the TRNG proposed in this paper aims to strike a balance between area, throughput, power consumption, and entropy, while adhering to these guidelines. The proposed design has undergone extensive testing and validation and has successfully passed the NIST SP 800-22, NIST SP 800-90B, and BSI AIS-31 tests, achieving a min-entropy per bit of 0.9982 (NIST) and 0.9998 (BSI).
引用
收藏
页数:20
相关论文
共 50 条
  • [21] High speed true random number generator with a new structure of coarse-tuning PDL in FPGA
    Hongzhen Fang
    Pengjun Wang
    Xu Cheng
    Keji Zhou
    Journal of Semiconductors, 2018, (03) : 64 - 69
  • [22] Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator
    Koyuncu, Ismail
    Tuna, Murat
    Pehlivan, Ihsan
    Fidan, Can Bulent
    Alcin, Murat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (02) : 445 - 456
  • [23] Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator
    İsmail Koyuncu
    Murat Tuna
    İhsan Pehlivan
    Can Bülent Fidan
    Murat Alçın
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 445 - 456
  • [24] A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers
    Frustaci, Fabio
    Spagnolo, Fanny
    Perri, Stefania
    Corsonello, Pasquale
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 756 - 760
  • [25] A True Random Number Generator Design Based on the Triboelectric Nanogenerator with Multiple Entropy Sources
    Guo, Shuaicheng
    Zhang, Yuejun
    Zhou, Ziyu
    Wang, Lixun
    Ruan, Zhuo
    Pan, Yu
    MICROMACHINES, 2024, 15 (09)
  • [26] Can Deep Learning Break a True Random Number Generator?
    Yu, Yang
    Moraitis, Michail
    Dubrova, Elena
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (05) : 1710 - 1714
  • [28] Entropy Sources Based on Silicon Chips: True Random Number Generator and Physical Unclonable Function
    Cao, Yuan
    Liu, Wanyi
    Qin, Lan
    Liu, Bingqiang
    Chen, Shuai
    Ye, Jing
    Xia, Xianzhao
    Wang, Chao
    ENTROPY, 2022, 24 (11)
  • [29] Hybrid CMOS-RRAM True Random Number Generator Exploiting Coupled Entropy Sources
    Equbal, Md Salim
    Ketkar, Tejas
    Sahay, Shubham
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (03) : 1061 - 1066
  • [30] A Low-Complexity Start-Stop True Random Number Generator for FPGAs
    Matuszewski, Lukasz
    Jessa, Mieczyslaw
    APPLIED SCIENCES-BASEL, 2024, 14 (13):