A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA

被引:0
作者
Piscopo, Valeria [1 ]
Dolmeta, Alessandra [1 ]
Mirigaldi, Mattia [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy
关键词
True Random Number Generators; ring oscillators; entropy; open-source hardware; key generation; FPGA;
D O I
10.3390/s25061678
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Any cryptographic system strongly relies on randomness to ensure robust encryption and masking methods. True Random Number Generators play a fundamental role in this context. The National Institute of Standards and Technology (NIST) and the Bundesamt f & uuml;r Sicherheit in der Informationstechnik (BSI) provide guidelines for designing reliable entropy sources to fuel cryptographic Random Bit Generators. This work presents a highly parameterized, open-source implementation of a TRNG based on ring oscillators, complemented by an optimized Keccak conditioning unit. The design process is accompanied by a thorough study of the relevant literature and standards, specifying the requirements for reliable entropy sources in cryptographic systems. The design of the TRNG proposed in this paper aims to strike a balance between area, throughput, power consumption, and entropy, while adhering to these guidelines. The proposed design has undergone extensive testing and validation and has successfully passed the NIST SP 800-22, NIST SP 800-90B, and BSI AIS-31 tests, achieving a min-entropy per bit of 0.9982 (NIST) and 0.9998 (BSI).
引用
收藏
页数:20
相关论文
共 50 条
  • [11] A new dual entropy core true random number generator
    Ihsan Cicek
    Ali Emre Pusane
    Gunhan Dundar
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 61 - 70
  • [12] Design and Implementation of Chaos Based True Random Number Generator on FPGA
    Koyuncu, Ismail
    Ozcerit, Ahmet Turan
    Pehlivan, Ihsan
    Avaroglu, Erdinc
    2014 22ND SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2014, : 236 - 239
  • [13] FPGA design of an Open-Loop True Random Number Generator
    Lozac'h, Florent
    Ben-Romdhane, Molka
    Graba, Tarik
    Danger, Jean-Luc
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 615 - 622
  • [14] True Random Number Generator through Beat Frequency Oscillators in FPGA
    Morankar, Gouri
    HELIX, 2018, 8 (06): : 4375 - 4379
  • [15] True Random Number Generator Based on Fibonacci-Galois Ring Oscillators for FPGA
    Nannipieri, Pietro
    Di Matteo, Stefano
    Baldanzi, Luca
    Crocetti, Luca
    Belli, Jacopo
    Fanucci, Luca
    Saponara, Sergio
    APPLIED SCIENCES-BASEL, 2021, 11 (08):
  • [16] High Speed and Secure Variable Probability Pseudo/True Random Number Generator using FPGA
    Marghescu, Andrei
    Svasta, Paul
    Simion, Emil
    2015 IEEE 21ST INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2015, : 323 - 328
  • [17] Lightweight Hybrid Entropy Source True Random Number Generator Based on Jitter and Metastability
    Yang, Shihao
    Liang, Huaguo
    Hu, Rong
    Yao, Liang
    Huang, Zhengfeng
    Yi, Maoxiang
    Lu, Yingchun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (07) : 3513 - 3517
  • [18] Selection of an Optimum Entropy Source Design for a True Random Number Generator
    Sreekumar, Lakshmi
    Ramesh, P.
    1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 598 - 605
  • [19] Revealing the Secret Parameters of an FPGA-based "True" Random Number Generator
    Ergun, Salih
    Acar, Burak
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [20] High speed true random number generator with a new structure of coarse-tuning PDL in FPGA
    Fang, Hongzhen
    Wang, Pengjun
    Cheng, Xu
    Zhou, Keji
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (03)