A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA

被引:0
作者
Piscopo, Valeria [1 ]
Dolmeta, Alessandra [1 ]
Mirigaldi, Mattia [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy
关键词
True Random Number Generators; ring oscillators; entropy; open-source hardware; key generation; FPGA;
D O I
10.3390/s25061678
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Any cryptographic system strongly relies on randomness to ensure robust encryption and masking methods. True Random Number Generators play a fundamental role in this context. The National Institute of Standards and Technology (NIST) and the Bundesamt f & uuml;r Sicherheit in der Informationstechnik (BSI) provide guidelines for designing reliable entropy sources to fuel cryptographic Random Bit Generators. This work presents a highly parameterized, open-source implementation of a TRNG based on ring oscillators, complemented by an optimized Keccak conditioning unit. The design process is accompanied by a thorough study of the relevant literature and standards, specifying the requirements for reliable entropy sources in cryptographic systems. The design of the TRNG proposed in this paper aims to strike a balance between area, throughput, power consumption, and entropy, while adhering to these guidelines. The proposed design has undergone extensive testing and validation and has successfully passed the NIST SP 800-22, NIST SP 800-90B, and BSI AIS-31 tests, achieving a min-entropy per bit of 0.9982 (NIST) and 0.9998 (BSI).
引用
收藏
页数:20
相关论文
共 50 条
  • [1] High-Entropy True Random Number Generator Based on Memristor Reset Switching
    Yang, Fan
    Wang, Yi
    Wang, Chengxu
    Ma, Yinghao
    Wang, Xingsheng
    Miao, Xiangshui
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (09) : 1459 - 1462
  • [2] FPGA VENDOR AGNOSTIC TRUE RANDOM NUMBER GENERATOR
    Schellekens, Dries
    Preneel, Bart
    Verbauwhede, Ingrid
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 139 - 144
  • [3] High Speed True Random Number Generator Based on FPGA
    Xu, Xiufeng
    Wang, Yuyang
    2016 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS ENGINEERING (ICISE), 2016, : 18 - 21
  • [4] Study on a True Random Number Generator design for FPGA
    Tarsa, Ionut Gabriel
    Budariu, Gigi-Daniel
    Grozea, Constantin
    PROCEEDINGS OF THE 2010 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS (COMM), 2010, : 461 - 464
  • [5] FPGA Implementation of Metastability-Based True Random Number Generator
    Hata, Hisashi
    Ichiawa, Shuichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 426 - 436
  • [6] A Highly Flexible Lightweight and High Speed True Random Number Generator on FPGA
    Mei, Faqiang
    Zhang, Lei
    Gu, Chongyan
    Cao, Yuan
    Wang, Chenghua
    Liu, Weiqiang
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 399 - 404
  • [7] High Performance True Random Number Generator Based on FPGA Block RAMs
    Gyoerfi, Tamas
    Cret, Octavian
    Suciu, Alin
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2874 - +
  • [8] A Metastability-Based True Random Number Generator on FPGA
    Li, Chaoyang
    Wang, Qin
    Jiang, Jianfei
    Guan, Nin
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 738 - 741
  • [9] Research of True Random Number Generator Based on PLL at FPGA
    Li Dejun
    Pei Zhen
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2432 - 2437
  • [10] A new dual entropy core true random number generator
    Cicek, Ihsan
    Pusane, Ali Emre
    Dundar, Gunhan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (01) : 61 - 70