共 50 条
- [41] Verification of transaction-level SystemC models using RTL testbenches FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 199 - 203
- [43] Guest Editors' Introduction: Multicore SoC Validation with Transaction-Level Models IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (03): : 6 - 7
- [44] A Blockchain-Based Privacy-Preserving and Fair Data Transaction Model in IoT APPLIED SCIENCES-BASEL, 2023, 13 (22):
- [46] Verification strategy determination using dependence analysis of transaction-level models 4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 87 - 92
- [48] A performance and functional assertion-based verification methodology at transaction-level 2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 337 - +
- [49] Transaction-level models for AMBA bus architecture using SystemC 2.0 DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 26 - 31
- [50] Edge and Node Fusion for Transaction-level Prediction on Money Laundering Detection 2024 7TH INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND BIG DATA, ICAIBD 2024, 2024, : 138 - 143