共 18 条
[1]
Alle M, 2013, DES AUT CON
[2]
cadence, C-to-Silicon
[3]
calitateaer, About Us
[4]
HLS-Based Optimization and Design Space Exploration for Applications with Variable Loop Bounds
[J].
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS,
2018,
[5]
Cilardo A, 2015, DES AUT TEST EUROPE, P163
[6]
Graph-Theoretically Optimal Memory Banking for Stencil-Based Computing Kernels
[J].
PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18),
2018,
:199-208
[7]
github, HLS-CNN Code
[8]
Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis
[J].
2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD),
2019,
[10]
microsemi, Synphony model compiler