Highly Parallel Regular Expression Matching Using a Real Processing-in-Memory System

被引:0
|
作者
Joo, Jeonghyeon [1 ]
Kim, Hyojune [1 ]
Han, Hyuck [2 ]
Im, Eul Gyu [1 ]
Kang, Sooyong [1 ]
机构
[1] Hanyang Univ, Dept Comp Sci, Seoul 04763, South Korea
[2] Dongduk Womens Univ, Dept Comp Sci, Seoul 02748, South Korea
来源
IEEE ACCESS | 2025年 / 13卷
基金
新加坡国家研究基金会;
关键词
Random access memory; Central Processing Unit; Memory modules; Data transfer; Instruction sets; In-memory computing; Parallel processing; Resource management; Process control; Performance evaluation; Processing-in-memory; in-memory processing; regular expression matching;
D O I
10.1109/ACCESS.2025.3532944
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Processing-in-Memory (PIM) is an emerging computing paradigm exploiting a cutting-edge memory device (PIM device) that integrates hundreds to thousands of processing units with the memory modules. A data-intensive application running in a host system can offload a portion of its tasks to the processing units in the PIM device, not only to exploit their processing capabilities but also to mitigate the contention in host memory accesses. However, such task offloading has the intrinsic overhead of transferring data between host memory and PIM device, which frequently hinders obtaining performance gain by exploiting the device. In this paper, we present a framework for a PIM-enabled regular expression matching that offloads the pattern-matching (scanning) engine to the PIM device, taking care to minimize the overhead. We implement an application based on the framework that runs on an off-the-shelf PIM system that has recently emerged into the market, and investigate the feasibility of Processing-in-Memory by comparing its performance with its PIM-oblivious implementation. Experimental results on a real system show that our application reduces the overall execution time by up to 96% compared with the multithreaded PIM-oblivious application when the input data size is 1 GB.
引用
收藏
页码:18937 / 18951
页数:15
相关论文
共 50 条
  • [21] SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures
    Giannoula, Christina
    Fernandez, Ivan
    Luna, Juan Gomez
    Koziris, Nectarios
    Goumas, Georgios
    Mutlu, Onur
    PROCEEDINGS OF THE ACM ON MEASUREMENT AND ANALYSIS OF COMPUTING SYSTEMS, 2022, 6 (01)
  • [22] Improving Node-Level MapReduce Performance Using Processing-in-Memory Technologies
    Islam, Mahzabeen
    Scrbak, Marko
    Kavi, Krishna M.
    Ignatowski, Mike
    Jayasena, Nuwan
    EURO-PAR 2014: PARALLEL PROCESSING WORKSHOPS, PT II, 2014, 8806 : 425 - 437
  • [23] Fast Regular Expression Matching Using Small TCAM
    Meiners, Chad R.
    Patel, Jignesh
    Norige, Eric
    Liu, Alex X.
    Torng, Eric
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2014, 22 (01) : 94 - 109
  • [24] PISA-DMA: Processing-in-Memory Instruction Set Architecture Using DMA
    Lee, Won Jun
    Kim, Chang Hyun
    Paik, Yoonah
    Kim, Seon Wook
    IEEE ACCESS, 2023, 11 : 8622 - 8632
  • [25] A prototype Processing-in-Memory (PIM) chip for the Data-Intensive Architecture (DIVA) system
    Draper, J
    Barrett, J
    Sondeen, J
    Mediratta, S
    Kang, C
    Kim, I
    Daglikoca, G
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 40 (01): : 73 - 84
  • [26] Accelerating Graph Convolutional Networks Using Crossbar-based Processing-In-Memory Architectures
    Huang, Yu
    Zheng, Long
    Yao, Pengcheng
    Wang, Qinggang
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    2022 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2022), 2022, : 1029 - 1042
  • [27] A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System
    Jaffrey Draper
    J. Tim Barrett
    Jeff Sondeen
    Sumit Mediratta
    Chang Woo Kang
    Ihn Kim
    Gokhan Daglikoca
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 40 : 73 - 84
  • [28] Realization of processing-in-memory using binary and ternary quantum-dot cellular automata
    Leila Dehbozorgi
    Reza Sabbaghi-Nadooshan
    Alireza Kashaninia
    The Journal of Supercomputing, 2022, 78 : 6846 - 6874
  • [29] CPSAA: Accelerating Sparse Attention Using Crossbar-Based Processing-In-Memory Architecture
    Li, Huize
    Jin, Hai
    Zheng, Long
    Liao, Xiaofei
    Huang, Yu
    Liu, Cong
    Xu, Jiahong
    Duan, Zhuohui
    Chen, Dan
    Gui, Chuangyi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (06) : 1741 - 1754
  • [30] Realization of processing-in-memory using binary and ternary quantum-dot cellular automata
    Dehbozorgi, Leila
    Sabbaghi-Nadooshan, Reza
    Kashaninia, Alireza
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (05) : 6846 - 6874