Heterogeneous Integration of Diamond-on-Chip-on-Interposer for High-Performance Thermal Management in Supercomputing 2.5D Chiplets Packaging

被引:0
|
作者
Tao, Zeming [1 ]
Xu, Ningning [1 ]
Wu, Yixiong [1 ]
Zhong, Yi [1 ]
Yu, Daquan [1 ]
机构
[1] Xiamen Univ, Sch Elect Sci & Engn, Xiamen, Peoples R China
基金
中国国家自然科学基金;
关键词
heterogeneous integration; thermal management; 2.SD interposer packaging; thermal simulation; HEAT SPREADER; SI;
D O I
10.1109/ICEPT63120.2024.10668738
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
With the advancement of various emerging technologies, the relentless drive for miniaturization and performance enhancement in semiconductor devices has significantly raised power density, presenting formidable thermal challenges. Efficient thermal management has become crucial for the advancement of advanced semiconductor technology, impacting the reliability, performance, and longevity of these devices. This study aims to tackle these thermal challenges by harnessing the superior thermal conductivity of diamond within the 2.5D interposer packaging, which is increasingly vital in high-performance computing and power electronics. We propose an innovative Diamond-Si bonding scheme utilizing a metal nano interlayer and validate its impact on the cooling performance in multi-chiplet, high-compute, and high-power scenarios through thermal simulations. We elaborate on the preparation process for plasma-activated low-temperature bonding samples and evaluate the bonding quality. Additionally, thermal simulations are conducted on multiple chiplets, including a high-performance supercomputing chip and two High Bandwidth Memory (HBM) chips. Thermal modeling shows that integrating a diamond heat spreader reduces the maximum temperature in a realistic 2.5D chiplets packaging by more than 20% with power density higher than 1.5 W/mm(2). This study presents a highly promising strategy for heterogeneous integrated heat dissipation technology, laying the foundation for superior thermal management solutions in advanced chiplet packaging.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Domain Decomposition and Reduction Method for Efficient Thermal Simulation and Design of 2.5D Heterogeneous Integration
    Lan, Shunxiang
    Tang, Min
    Mao, Junfa
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 624 - 627
  • [32] Thermal Modeling and Management Challenges in Heterogenous Integration: 2.5D Chiplet Platforms and Beyond
    Park, Jaehyun
    Kanani, Alish
    Pfromm, Lukas
    Sharma, Harsh
    Solanki, Parth
    Tervo, Eric
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Ogras, Umit Y.
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [33] Chip-to-Wafer (C2W) flip chip bonding for 2.5D High density interconnection on TSV free interposer
    Lim, Sharon Pei-Siang
    Ding, Mian Zhi
    Kawano, Masaya
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [34] Optimal design analysis for thermal performance of high power 2.5D package
    刘晓阳
    马鹤
    于大全
    陈文录
    吴小龙
    Journal of Semiconductors, 2016, (03) : 114 - 118
  • [35] Optimal design analysis for thermal performance of high power 2.5D package
    Liu Xiaoyang
    Ma He
    Yu Daquan
    Chen Wenlu
    Wu Xiaolong
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [36] Optimal design analysis for thermal performance of high power 2.5D package
    刘晓阳
    马鹤
    于大全
    陈文录
    吴小龙
    Journal of Semiconductors, 2016, 37 (03) : 114 - 118
  • [37] Thermal Property Evaluation of TSV interposer Embedded Microfluidics for Cooling 2.5D Integrated High Power IC Device
    Ma, Shenglin
    Lian, Tingting
    Cai, Han
    Hu, Liulin
    He, Shuwei
    ICEPT2019: THE 2019 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2019,
  • [38] Thermal Challenges of 2.5D/3D Packages in High Performance Computing Devices
    Yan, Kathy
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [39] Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse
    Kim, Jinwoo
    Murali, Gauthaman
    Park, Heechun
    Qin, Eric
    Kwon, Hyoukjun
    Chekuri, Venkata Chaitanya Krishna
    Rahman, Nael Mizanur
    Dasari, Nihar
    Singh, Arvind
    Lee, Minah
    Torun, Hakki Mert
    Roy, Kallol
    Swaminathan, Madhavan
    Mukhopadhyay, Saibal
    Krishna, Tushar
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (11) : 2424 - 2437
  • [40] An Advanced 2.5-D Heterogeneous Integration Packaging for High-Density Neural Sensing Microsystem
    Hu, Yu-Chen
    Huang, Yu-Chieh
    Huang, Po-Tsang
    Wu, Shang-Lin
    Chang, Hsiao-Chun
    Yang, Yu-Tao
    You, Yan-Huei
    Chen, Jr-Ming
    Huang, Yan-Yu
    Lin, Yen-Han
    Duann, Jeng-Ren
    Chiu, Tzai-Wen
    Hwang, Wei
    Chuang, Ching-Te
    Chiou, Jin-Chern
    Chen, Kuan-Neng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1666 - 1673