Heterogeneous Integration of Diamond-on-Chip-on-Interposer for High-Performance Thermal Management in Supercomputing 2.5D Chiplets Packaging

被引:0
|
作者
Tao, Zeming [1 ]
Xu, Ningning [1 ]
Wu, Yixiong [1 ]
Zhong, Yi [1 ]
Yu, Daquan [1 ]
机构
[1] Xiamen Univ, Sch Elect Sci & Engn, Xiamen, Peoples R China
基金
中国国家自然科学基金;
关键词
heterogeneous integration; thermal management; 2.SD interposer packaging; thermal simulation; HEAT SPREADER; SI;
D O I
10.1109/ICEPT63120.2024.10668738
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
With the advancement of various emerging technologies, the relentless drive for miniaturization and performance enhancement in semiconductor devices has significantly raised power density, presenting formidable thermal challenges. Efficient thermal management has become crucial for the advancement of advanced semiconductor technology, impacting the reliability, performance, and longevity of these devices. This study aims to tackle these thermal challenges by harnessing the superior thermal conductivity of diamond within the 2.5D interposer packaging, which is increasingly vital in high-performance computing and power electronics. We propose an innovative Diamond-Si bonding scheme utilizing a metal nano interlayer and validate its impact on the cooling performance in multi-chiplet, high-compute, and high-power scenarios through thermal simulations. We elaborate on the preparation process for plasma-activated low-temperature bonding samples and evaluate the bonding quality. Additionally, thermal simulations are conducted on multiple chiplets, including a high-performance supercomputing chip and two High Bandwidth Memory (HBM) chips. Thermal modeling shows that integrating a diamond heat spreader reduces the maximum temperature in a realistic 2.5D chiplets packaging by more than 20% with power density higher than 1.5 W/mm(2). This study presents a highly promising strategy for heterogeneous integrated heat dissipation technology, laying the foundation for superior thermal management solutions in advanced chiplet packaging.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Thermal Characterization and Simulation Study of 2.5D Packages with Multi-Chip Module on Through Silicon Interposer
    Zhang, H. Y.
    Zhang, X. W.
    Lau, B. L.
    Lim, Sharon
    Ding, Liang
    Yu, M. B.
    Lee, Y. J.
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 363 - 368
  • [22] Study for realization of the next generation high density RDL packaging for 2.5D large silicon interposer.
    Mizutani, Masaki
    Shelton, Douglas
    Tokuyama, Yusuke
    Shiozawa, Noriyuki
    Murakami, Mizuma
    Suda, Hiromi
    Shinoda, Ken-Ichiro
    Mori, Ken-Ichiro
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 293 - 298
  • [23] Thermal Analysis of Polymer 3D Printed Jet Impingement Coolers for High Performance 2.5D Si Interposer Packages
    Wei, T. -W.
    Oprins, H.
    Cherman, V.
    De Wolf, I.
    Van der Plas, G.
    Beyne, E.
    Baelmans, M.
    PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1243 - 1252
  • [24] Silicon Photonic 2.5D Multi-Chip Module Transceiver for High-Performance Data Centers
    Abrams, Nathan C.
    Cheng, Qixiang
    Glick, Madeleine
    Jezzini, Moises
    Morrissey, Padraic
    O'Brien, Peter
    Bergman, Keren
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2020, 38 (13) : 3346 - 3357
  • [25] Integrated High Aspect Ratio 3D High Density Capacitor in Si Interposer for 2.5D Advanced Packaging Applications
    Lu, Chun-Lin
    Ho, Cheng-Shu
    Liu, Kuo-Wei
    Wang, Guan-Deng
    Ju, Min-Syong
    So, Ka Man
    Shih, Kai-Yao
    Liao, Miller
    Chang, Shou-Zen
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [26] Assembly process development of 2.5D integration for high performance processer
    Liu, Haiyan
    Jiang, Feng
    Xue, Kai
    Yu, Daquan
    Liu, Xiaoyang
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [27] Warpage optimization of memory-computing integrated chiplets with 2.5D packaging subjected to electrical-thermal-vibration multistress coupling
    Wu, Jie
    Chen, Guangyao
    Fan, Shujia
    Pang, Ruiyang
    Liang, Yu
    Teng, Yi
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2025,
  • [28] Integration Study of Die Strength and Various Bumping Volume and Reliability Performance on 2.5D Silicon Interposer Assembly
    Peng, Shih-Liang
    Huang, Chen-Yu
    Yang, Ming-Hsien
    Tseng, Stephen
    Lai, J. Y.
    Lu, Terren
    Chen, Hsien-Wen
    Chiu, Steve
    Chen, Stephen
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1 - 7
  • [29] Cross-layer Exploration of 2.5D Energy-Efficient Heterogeneous Chiplets Integration: From System Simulation to Open Hardware
    Burdina, Anna
    Torres, Gabriel Catel
    Schiavone, Davide
    Peon-Quiros, Miguel
    Ansaloni, Giovanni
    Atienza, David
    Zapater, Marina
    PROCEEDINGS OF THE 29TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED 2024, 2024,
  • [30] Cost and Thermal Analysis of High-Performance 2.5D and 3D Integrated Circuit Design Space
    Stow, Dylan
    Akgun, Itir
    Barnes, Russell
    Gu, Peng
    Xie, Yuan
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 637 - 642