Investigations on low-temperature thermocompression bonding of passivated aluminum for enhanced wafer-level packaging and heterogeneous integration

被引:0
|
作者
Diex, Kevin [1 ,2 ]
Jaeckel, Tobias [1 ,2 ]
Wuensch, Dirk [1 ]
Vogel, Klaus [1 ,2 ]
Bonitz, Jens [1 ]
Hanisch, Anke [1 ]
Wiemer, Maik [1 ]
Schulz, Stefan E. [1 ,2 ]
机构
[1] Fraunhofer ENAS, Technol Campus 3, D-09126 Chemnitz, Germany
[2] Tech Univ Chemnitz, Ctr Microtechnol, Reichenhainer Str 70, D-09126 Chemnitz, Germany
关键词
D O I
10.1109/SSI63222.2024.10740521
中图分类号
学科分类号
摘要
Aluminum-to-Aluminum (Al/Al) bonding is critical for wafer-level packaging and heterogeneous integration in modern CMOS compatible semiconductor technologies. Due to electronic devices become smaller and more complex, Al/Al bonding offers a scalable solution with improved thermal management with good electrical performance. Recent advances in low-temperature thermal compression bonding highlight the potential for reliable, high-throughput integration, establish Al/Al bonding a key enabler of semiconductor technology. Due to the property of forming a strong oxide, high temperatures and pressures are typically required to create successful Al-Al bonding at wafer level. In this study, a low-temperature thermocompression bonding process for aluminum limited to a maximum temperature of 350 degrees C is investigated. In contrast to conventional processes, no wet chemical treatment is used to remove surface oxides on the aluminum. Instead, an in-situ PVD deposition technique is used in which an ultra-thin layer of precious metal is applied to prevent oxidation of the aluminum. Titanium is chosen next to palladium specifically for its role in passivating the aluminum surface to ensure improved stability and prevent unwanted oxidation effects during the bonding process. In this study, an additional layer under the aluminum is also being investigated to reduce the surface roughness of the aluminum. This layer is strategically introduced to improve the overall roughness and quality of the aluminum surface to address important aspects of the bonding process. Thermocompression bonding was performed on both unpatterned and patterned wafers, with the patterned wafers using 60 mu m and 80 mu m wide frames for bonding. The subsequent investigations included the evaluation of the interface quality by atomic force microscopy (AFM), scanning electron microscopy (SEM) and the evaluation of the reliability by shear tests.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] FAN-OUT WAFER-LEVEL PACKAGING FOR 3D IC HETEROGENEOUS INTEGRATION
    Lau, John H.
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [42] Room-temperature wafer bonding using smooth gold thin films for wafer-level MEMS packaging
    Kunimune, Yutaka
    Okumura, Ken
    Higurashi, Eiji
    Suga, Tadatomo
    Hagiwara, Kei
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 439 - 442
  • [43] Development of low-temperature wafer level vacuum packaging for microsensors
    Huang, WF
    Shie, JS
    Lee, C
    Gong, SC
    Peng, CJ
    DESIGN, CHARACTERIZATION, AND PACKAGING FOR MEMS AND MICROELECTRONICS, 1999, 3893 : 478 - 485
  • [44] Low temperature Sn-rich Au–Sn wafer-level bonding
    方志强
    毛旭
    杨晋玲
    杨富华
    Journal of Semiconductors, 2013, (10) : 165 - 168
  • [45] Low temperature, wafer level Au-In bonding for ISM packaging
    Wang, Qian
    Jung, Kyudong
    Choi, Minseog
    Kim, Woonbae
    Ham, Sukjin
    Jeong, Byunggil
    Moon, Changyoul
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 498 - +
  • [46] Simplified low-temperature wafer-level hybrid bonding using pillar bump and photosensitive adhesive for three-dimensional integrated circuit integration
    Mingjun Yao
    Jun Fan
    Ning Zhao
    Zhiyi Xiao
    Daquan Yu
    Haitao Ma
    Journal of Materials Science: Materials in Electronics, 2017, 28 : 9091 - 9095
  • [47] Low temperature Sn-rich Au–Sn wafer-level bonding
    方志强
    毛旭
    杨晋玲
    杨富华
    Journal of Semiconductors, 2013, 34 (10) : 165 - 168
  • [48] Development and Characterization of Low Temperature Wafer-Level Vacuum Packaging Using Cu-Sn Bonding and Nanomultilayer Getter
    Kim, Taehyun
    Han, Sangwug
    Lee, Jubum
    Na, Yeeun
    Jung, Joontaek
    Park, Yun Chang
    Oh, Jaesub
    Yang, Chungmo
    Kim, Hee Yeoun
    MICROMACHINES, 2023, 14 (02)
  • [49] Demonstrating 170 °C Low-Temperature Cu-In-Sn Wafer-Level Solid Liquid Interdiffusion Bonding
    Vuorinen, Vesa
    Ross, Glenn
    Klami, Anton
    Dong, Hongqun
    Paulasto-Krockel, Mervi
    Wernicke, Tobias
    Poenninger, Anneliese
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (03): : 446 - 453
  • [50] Achieving of aluminum-aluminum wafer bonding at low temperature and pressure using Surface passivated technique
    Bonam, Satish
    Kumar, C. Hemanth
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 507 - 510