CDE: A Novel CGRA Development Environment with Fast Design Space Exploration Framework

被引：0

作者：

Chen, Sichao ^{[1
]}

Dai, Yuan ^{[1
]}

Zhang, Jide ^{[1
]}

Kuang, Huizhen ^{[1
]}

Gao, Xuchen ^{[1
]}

Luk, Wai-Shing ^{[1
]}

Yin, Wenbo ^{[1
]}

Wang, Lingli ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China

来源：

2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024 | 2024年

基金：

中国国家自然科学基金;

关键词：

CGRA; design space exploration; graph analysis; agile hardware design;

D O I：

10.1109/ISEDA62518.2024.10618029

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The Coarse-grained reconfigurable array (CGRA) hardware design optimization is hampered by time-consuming design exploration and evaluation methods. This paper proposes CDE, a novel CGRA Development Environment with a graph-analysis-based fast design space exploration (DSE) framework and an accurate hardware evaluation tool. CDE significantly improves the efficiency of CGRA architecture development, paving the way for agile hardware design.

引用

页码：772 / 772

页数：1

共 50 条

[41] A High-accurate Multi-objective Exploration Framework for Design Space of CPU [J].

Wang, Duo ;

Yan, Mingyu ;

Liu, Xin ;

Zou, Mo ;

Liu, Tianyu ;

Li, Wenming ;

Ye, Xiaochun ;

Fan, Dongrui .

2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,

[42] PASES: An energy-aware design space exploration framework for wireless sensor networks [J].

Minakov, Ivan ;

Passerone, Roberto .

JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (08) :626-642

[43] NCXplore: A design space exploration framework of temporal encoding for on-chip serial interconnects [J].

Kornaros G. .

International Journal of High Performance Systems Architecture, 2010, 2 (3-4) :177-186

[44] A Simulation Environment for Design Space Exploration for Asymmetric 3D-Network-on-Chip [J].

Joseph, Jan Moritz ;

Wrieden, Sven ;

Blochwitz, Christopher ;

Garcia-Oritz, Alberto ;

Pionteck, Thilo .

2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,

[45] Avalanche: An environment for design space exploration and optimization of low-power embedded systems [J].

Henkel, J ;

Li, YB .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) :454-468

[46] Novel Heuristic Mapping Algorithms for Design Space Exploration of Multiprocessor Embedded Architectures [J].

Sinaei, Sima ;

Fatemi, Omid .

2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, :801-804

[47] Grey Wolf Optimizer Driven design space exploration: A novel framework for multi-objective trade-off in architectural synthesis [J].

Siddavaatam, Prathap ;

Sedaghat, Reza .

SWARM AND EVOLUTIONARY COMPUTATION, 2019, 49 :44-61

[48] Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints [J].

Prost-Boucle, Adrien ;

Muller, Olivier ;

Rousseau, Frederic .

JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (01) :79-93

[49] Fast and Inexpensive High-Level Synthesis Design Space Exploration: Machine Learning to the Rescue [J].

Rashid, Md Imtiaz ;

Schafer, Benjamin Carrion .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) :3939-3950

[50] Fast Design Space Exploration using Vivado HLS: Non-Binary LDPC Decoders [J].

Andrade, Joao ;

George, Nithin ;

Karras, Kimon ;

Novo, David ;

Silva, Vitor ;

Ienne, Paolo ;

Falcao, Gabriel .

2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, :97-97

← 1 2 3 4 5 →