CDE: A Novel CGRA Development Environment with Fast Design Space Exploration Framework

被引：0

作者：

Chen, Sichao ^{[1
]}

Dai, Yuan ^{[1
]}

Zhang, Jide ^{[1
]}

Kuang, Huizhen ^{[1
]}

Gao, Xuchen ^{[1
]}

Luk, Wai-Shing ^{[1
]}

Yin, Wenbo ^{[1
]}

Wang, Lingli ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China

来源：

2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024 | 2024年

基金：

中国国家自然科学基金;

关键词：

CGRA; design space exploration; graph analysis; agile hardware design;

D O I：

10.1109/ISEDA62518.2024.10618029

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The Coarse-grained reconfigurable array (CGRA) hardware design optimization is hampered by time-consuming design exploration and evaluation methods. This paper proposes CDE, a novel CGRA Development Environment with a graph-analysis-based fast design space exploration (DSE) framework and an accurate hardware evaluation tool. CDE significantly improves the efficiency of CGRA architecture development, paving the way for agile hardware design.

引用

页码：772 / 772

页数：1

共 50 条

[31] A Fast Design Space Exploration Method for Reconfigurable Architecture Based on Loop Optimization [J].

Zhang, Dan ;

Zhao, Rongcai ;

Han, Lin ;

Liang, Weifang ;

Qu, Jin ;

Liu, Xiaonan .

MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 :812-817

[32] A Modular Design Space Exploration Framework for Multiprocessor Real-Time Systems [J].

Khalilzad, Nima ;

Rosvall, Kathrin ;

Sander, Ingo .

2016 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2016,

[33] A rapid and efficient isogeometric design space exploration framework with application to structural mechanics [J].

Benzaken, J. ;

Herrema, A. J. ;

Hsu, M. -C. ;

Evans, J. A. .

COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2017, 316 :1215-1256

[34] SPEEDY: SystemC-Based Design Space Exploration Framework for Embedded Systems [J].

Dharwadkar, Radhika ;

Balakrishnan, M. .

VLSI FOR EMBEDDED INTELLIGENCE, VDAT 2023, 2024, 1210 :117-130

[35] Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors [J].

Kang, Jintaek ;

Jung, Dowhan ;

Chung, Kwanghyun ;

Ha, Soonhoi .

PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,

[36] A design space exploration framework for reduced bit-width instruction set architecture (rISA) design [J].

Halambi, A ;

Shrivastava, A ;

Biswas, P ;

Dutt, N ;

Nicolau, A .

ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, :120-125

[37] ImpEDE: A Multidimensional Design-Space Exploration Framework for Biomedical-Implant Processors [J].

Dave, Dhara ;

Strydis, Christos ;

Gaydadjiev, Georgi N. .

21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,

[38] A Design Space Exploration Framework for Deployment of Resource-Constrained Deep Neural Networks [J].

Zhang, Yan ;

Pan, Lei ;

Berkowitz, Phillip ;

Lee, Mun Wai ;

Riggan, Benjamin ;

Bhattacharyya, Shuvra S. .

REAL-TIME IMAGE PROCESSING AND DEEP LEARNING 2024, 2024, 13034

[39] A High-accurate Multi-objective Exploration Framework for Design Space of CPU [J].

Wang, Duo ;

Yan, Mingyu ;

Liu, Xin ;

Zou, Mo ;

Liu, Tianyu ;

Li, Wenming ;

Ye, Xiaochun ;

Fan, Dongrui .

2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,

[40] PASES: An energy-aware design space exploration framework for wireless sensor networks [J].

Minakov, Ivan ;

Passerone, Roberto .

JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (08) :626-642

← 1 2 3 4 5 →