CDE: A Novel CGRA Development Environment with Fast Design Space Exploration Framework

被引:0
|
作者
Chen, Sichao [1 ]
Dai, Yuan [1 ]
Zhang, Jide [1 ]
Kuang, Huizhen [1 ]
Gao, Xuchen [1 ]
Luk, Wai-Shing [1 ]
Yin, Wenbo [1 ]
Wang, Lingli [1 ]
机构
[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China
来源
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024 | 2024年
基金
中国国家自然科学基金;
关键词
CGRA; design space exploration; graph analysis; agile hardware design;
D O I
10.1109/ISEDA62518.2024.10618029
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Coarse-grained reconfigurable array (CGRA) hardware design optimization is hampered by time-consuming design exploration and evaluation methods. This paper proposes CDE, a novel CGRA Development Environment with a graph-analysis-based fast design space exploration (DSE) framework and an accurate hardware evaluation tool. CDE significantly improves the efficiency of CGRA architecture development, paving the way for agile hardware design.
引用
收藏
页码:772 / 772
页数:1
相关论文
共 50 条
  • [1] A fast performance estimation framework for system-level design space exploration
    Shibata, Seiya
    Ando, Yuki
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    IPSJ Transactions on System LSI Design Methodology, 2012, 5 : 44 - 54
  • [2] A Fast Design Space Exploration Framework for the Deep Learning Accelerators: Work-in-Progress
    Colucci, Alessio
    Marchisio, Alberto
    Bussolino, Beatrice
    Mrazek, Voitech
    Martina, Maurizio
    Masera, Guido
    Shafique, Muhammad
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2019, : 34 - 36
  • [3] Fast Simulation Techniques for Design Space Exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    OBJECTS, COMPONENTS, MODELS AND PATTERNS, PROCEEDINGS, 2009, 33 : 308 - 327
  • [4] Microarchitectural design space exploration made fast
    Guo, Qi
    Chen, Tianshi
    Chen, Yunji
    Li, Ling
    Hu, Weiwu
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (01) : 41 - 51
  • [5] On the design space exploration through the Hellfire Framework
    Aguiar, Alexandra
    Johann Filho, Sergio
    Magalhaes, Felipe
    Hessel, Fabiano
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (01) : 94 - 107
  • [6] A Meta-Framework for Design Space Exploration
    Saxena, Tripti
    Karsai, Gabor
    18TH IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS 2011), 2011, : 71 - 80
  • [7] AUGER: A Multi-Objective Design Space Exploration Framework for CGRAs
    Li, Jingyuan
    Hu, Yihan
    Dai, Yuan
    Kuang, Huizhen
    Wang, Lingli
    2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 88 - 95
  • [8] Graphical framework for system level design space exploration
    Perko, Klemen
    Trost, Andrej
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (03): : 132 - 141
  • [9] Dovado: An Open-Source Design Space Exploration Framework
    Paletti, Daniele
    Conficconi, Davide
    Santambrogio, Marco D.
    2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2021, : 128 - 135
  • [10] A framework for System Level Low Power Design Space Exploration
    Ben Mrad, Ameni
    Auguin, Michel
    Verdier, Francois
    Ben Ameur, Amal
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 437 - 441