Nonlinearity Analysis of Down-Sampled Paths in High-Speed ADC-Based SerDes Receivers

被引:0
|
作者
Joshi, Archit [1 ]
机构
[1] Intel Corp, Bengaluru 560103, India
来源
IEEE ACCESS | 2025年 / 13卷
关键词
Receivers; Decision feedback equalizers; Multiplexing; Histograms; Bandwidth; Voltage; Probability density function; Linearity; Gain; Feeds; Nonlinearity; down-sampling; variable gain amplifier; continuous time linear equalizer; decision feedback equalization; feed forward equalization;
D O I
10.1109/ACCESS.2025.3545668
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog-to-Digital Converter (ADC) based Serializer- Deserializer (SerDes) receivers perform down-sampling in analog domain to address the speed limitation of the ADCs. This paper presents an analysis of the impact of down-sampling on nonlinearity of the analog data path. The nonlinearity is derived to quantify the contribution of down-sampled and non-down-sampled paths. The effect of bandwidth of down-sampled path on nonlinearity is analyzed. Nonlinearity estimators are proposed to distinguish between down-sampled and non-down-sampled path nonlinearity in real time receiver operation. The proposed analysis is applied to a 50 Gbps ADC based receiver.
引用
收藏
页码:38698 / 38703
页数:6
相关论文
共 50 条
  • [11] A Monte Carlo Based Simulation of an High Speed ADC-Based TOF-PET Read-Out System
    Brekke, Njal
    Rohrich, Dieter
    Ullaland, Ketil
    Gruner, Renate
    2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 3022 - 3024
  • [12] A 4 x 4 MIMO Discrete Multitone Wireline Transceiver With Far-End Crosstalk Cancellation For ADC-Based High-Speed Serial Links
    Lee, Jaewon
    Jang, Seoyoung
    Choi, Yujin
    Kim, Donggeon
    Braendli, Matthias
    Kossel, Marcel
    Ruffino, Andrea
    Morf, Thomas
    Francese, Pier -Andrea
    Kim, Gain
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [13] Noise Analysis for the Communication System Using High-Speed DAC and ADC
    Ye, Tong
    Su, Xiaofei
    Yang, Chengwu
    Li, Jingnan
    Tao, Zhenning
    Nakashima, Hisao
    Hoshida, Takeshi
    2022 EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC), 2022,
  • [14] A High-speed Pipelined ADC Based on Open-loop Amplification
    Huang, Yujia
    Meng, Qiao
    Li, Fei
    2018 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS-TOYAMA), 2018, : 82 - 85
  • [15] Trigger Performance Simulation of a High Speed ADC-Based TOF-PET Read-Out System
    Brekke, Njal
    Roehrich, Dieter
    Ullaland, Kjetil
    Gruner, Renate
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (05) : 1910 - 1914
  • [16] DESIGN AND PERFORMANCE ANALYSIS OF INP-BASED HIGH-SPEED AND HIGH-SENSITIVITY OPTOELECTRONIC INTEGRATED RECEIVERS
    JOHN, E
    DAS, MB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (02) : 162 - 172
  • [17] Multidimensional Householder based High-Speed QR Decomposition Architecture For MIMO Receivers
    Kurniawan, Iput Heri
    Yoon, Ji-Hwan
    Park, Jongsun
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2159 - 2162
  • [18] Simulation and circuit design of 12.5Gbps High-speed serial received data based on SerDes
    He, Qiangmin (helltic@163.com), 1600, Universidad Central de Venezuela (55):
  • [19] Sensitivity Calculations of High-Speed Optical Receivers Based on Electron-APDs
    Shulyak, Vladimir
    Hayat, Majeed M.
    Ng, Jo Shien
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2020, 38 (04) : 989 - 995
  • [20] Adaptive Digital Compensation of Analog Impairments in Frequency Interleaved ADC for Next-Generation High-Speed Communication Receivers
    Passetti, Leandro
    Morero, Damian A.
    Reyes, Benjamin T.
    Hueda, Mario R.
    IEEE ACCESS, 2023, 11 : 124855 - 124868