Nonlinearity Analysis of Down-Sampled Paths in High-Speed ADC-Based SerDes Receivers

被引：0
|
作者：
Joshi, Archit [1 ]
机构：
[1] Intel Corp, Bengaluru 560103, India
来源：
IEEE ACCESS | 2025年 / 13卷
关键词：
Receivers; Decision feedback equalizers; Multiplexing; Histograms; Bandwidth; Voltage; Probability density function; Linearity; Gain; Feeds; Nonlinearity; down-sampling; variable gain amplifier; continuous time linear equalizer; decision feedback equalization; feed forward equalization;
D O I：
10.1109/ACCESS.2025.3545668
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Analog-to-Digital Converter (ADC) based Serializer- Deserializer (SerDes) receivers perform down-sampling in analog domain to address the speed limitation of the ADCs. This paper presents an analysis of the impact of down-sampling on nonlinearity of the analog data path. The nonlinearity is derived to quantify the contribution of down-sampled and non-down-sampled paths. The effect of bandwidth of down-sampled path on nonlinearity is analyzed. Nonlinearity estimators are proposed to distinguish between down-sampled and non-down-sampled path nonlinearity in real time receiver operation. The proposed analysis is applied to a 50 Gbps ADC based receiver.
引用
收藏
页码：38698 / 38703
页数：6
相关论文
共 50 条
  • [1] CMOS ADC-Based Receivers for High-Speed Electrical and Optical Links
    Palermo, Samuel
    Hoyos, Sebastian
    Shafik, Ayman
    Tabasy, Ehsan Zhian
    Cai, Shengchang
    Kiran, Shiva
    Lee, Keytaek
    IEEE COMMUNICATIONS MAGAZINE, 2016, 54 (10) : 168 - 175
  • [2] Low-Power High-Speed ADCs for ADC-Based Wireline Receivers in 22 nm FDSOI
    Cordova, David
    Cops, Wim
    Deval, Yann
    Rivet, Francois
    Lapuyade, Herve
    Nodenot, Nicolas
    Piccin, Yohan
    VLSI-SOC: DESIGN TRENDS, VLSI-SOC 2020, 2021, 621 : 1 - 19
  • [3] A Hierarchical Track and Hold Circuit for High Speed ADC-Based Receivers in 22nm FDSOI
    Cordova, David
    Cops, Wim
    Deval, Yann
    Rivet, Francois
    Lapuyade, Herve
    Nodenot, Nicolas
    Piccin, Yohan
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 358 - 361
  • [4] Fault diagnosis of a GHZ CMOS LNA using high-speed ADC-based BIST
    Liobe, J
    Margala, M
    DBT 2004: PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON CURRENT & DEFECT BASED TESTING, 2004, : 85 - 89
  • [5] A Low-power High-speed Charge-steering ADC-based Equalizer for Serial Links
    Ayesh, Mostafa M.
    Ibrahim, Sameh A.
    Ragai, Hani F.
    Rizk, Mohamed M.
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 500 - 501
  • [6] Phase interpolation technique based on high-speed SERDES chip CDR
    Lin, Meidong
    Wen, Zhiping
    Chen, Lei
    Li, Xuewu
    PROCEEDINGS OF THE 2015 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND AUTOMATION ENGINEERING, 2016, 42 : 160 - 165
  • [7] Design and analysis of a high-speed comparator in a pipelined ADC
    Yang, Wen-Rong
    Wang, Jia-Dong
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 340 - +
  • [8] BEARING NONLINEARITY AND STABILITY ANALYSIS IN HIGH-SPEED MACHINING
    SHIN, YC
    JOURNAL OF ENGINEERING FOR INDUSTRY-TRANSACTIONS OF THE ASME, 1992, 114 (01): : 23 - 30
  • [9] A 4×4 MIMO Discrete Multitone Wireline Transceiver With Far-End Crosstalk Cancellation For ADC-Based High-Speed Serial Links
    Lee, Jaewon
    Jang, Seoyoung
    Choi, Yujin
    Kim, Donggeon
    Braendli, Matthias
    Kossel, Marcel
    Ruffino, Andrea
    Morf, Thomas
    Francese, Pier-Andrea
    Kim, Gain
    Proceedings - IEEE International Symposium on Circuits and Systems, 2024,
  • [10] High-speed data paths in host-based routers
    Walton, S
    Hutton, A
    Touch, J
    COMPUTER, 1998, 31 (11) : 46 - +
12345