Formal Verification of Browser Fingerprinting and Mitigation with Inlined Reference Monitors

被引:0
|
作者
Joslin, Nathan [1 ]
Phu H. Phung [1 ]
Luan Viet Nguyen [1 ]
机构
[1] Univ Dayton, Dept Comp Sci, Dayton, OH 45469 USA
来源
SECURE IT SYSTEMS, NORDSEC 2024 | 2025年 / 15396卷
基金
美国国家科学基金会;
关键词
Formal Verification; Formalization; Browser Fingerprinting; Privacy; Security; Mitigation Techniques; UPPAAL;
D O I
10.1007/978-3-031-79007-2_16
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Browser fingerprinting is a technique that identifies user devices by exploiting differences in software and hardware configurations. This technique is used in both benign applications, such as multi-factor authentication, and malicious ones, like web tracking and the disclosure of private information. Existing work has proposed various defense mechanisms against malicious browser fingerprinting and evaluated them using empirical experiments and analysis. While this approach demonstrates the effectiveness of mitigation methods, it does not provide proof of reliability. As browser fingerprinting research continues to advance and gain popularity across the web, there is an increasing need to verify the safety of user data and the reliability of protection mechanisms. In this paper, we develop formal models of both a browser fingerprinting tool and a controller capable of enforcing fingerprinting mitigation techniques. Specifically, we model an Inlined Reference Monitor for a canvas fingerprinter that intercepts JavaScript function calls and provides runtime policy enforcement. Our framework is highly extensible, allowing it to model a wide range of fingerprinting strategies and defenses. Using Computation Tree Logic, we formally define safety and liveness properties, demonstrating that our model successfully enforces key anti-fingerprinting techniques, such as randomization and API blocking.
引用
收藏
页码:303 / 321
页数:19
相关论文
共 2 条
  • [1] Runtime hardware Trojan monitors through modeling burst mode communication using formal verification
    Khalid, Faiq
    Hasan, Syed Rafay
    Hasan, Osman
    Awwad, Falah
    INTEGRATION-THE VLSI JOURNAL, 2018, 61 : 62 - 76
  • [2] RefSCAT: Formal Verification of Logic-Optimized Multipliers via Automated Reference Multiplier Generation and SCA-SAT Synergy
    Li, Rui
    Li, Lin
    Yu, Heng
    Fujita, Masahiro
    Jiang, Weixiong
    Ha, Yajun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 791 - 804