Securing Binarized Neural Networks via PUF-Based Key Management in Memristive Crossbar Arrays

被引:0
作者
Rajendran, Gokulnath [1 ]
Basak, Debajit [2 ]
Deb, Suman [1 ]
Chattopadhyay, Anupam [1 ]
机构
[1] Nanyang Technol Univ, Coll Comp & Data Sci, Singapore 639798, Singapore
[2] Atom Semicond, Hong Kong, Peoples R China
基金
新加坡国家研究基金会;
关键词
Mathematical models; Security; Artificial neural networks; Accuracy; Computer architecture; Standards; Runtime; Binary neural networks; crossbar; memristor; physical unclonable function (PUF); security; weights;
D O I
10.1109/LES.2024.3422294
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Binarized neural networks (BNNs) are a subset of deep neural networks proposed to consume less computational resources with a smaller energy budget. Recent studies showed that memristor-based in-memory computing architectures can be constructed to accelerate BNNs, with better performance compared to traditional CMOS technologies. The memristor nonvolatility utilized for in-memory computing poses a notable threat to theft attacks in the presence of adversaries with physical access. This motivates us to introduce two novel protection methodologies to safeguard the model parameters of BNNs in the memristive crossbar. We propose to take advantage of physical unclonable functions (PUFs), which can be implemented using memristor-based crossbars for protecting BNN. This feature provides superior security compared to the traditional stored-key-based schemes. We provide circuit-level hardware designs to implement our methodologies with negligible additional overhead compared to an unprotected design and detailed supporting analysis to validate our security claims.
引用
收藏
页码:30 / 33
页数:4
相关论文
共 12 条
[1]  
Sun X., Et al., XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks, Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE), pp. 1423-1428, (2018)
[2]  
Kim H., Kim Y., Kim J.-J., In-memory batch-normalization for resistive memory based binary neural network hardware, Proc. 24th Asia South Pac. Design Autom. Conf., pp. 645-650, (2019)
[3]  
Rajendran G., Et al., Application of resistive random access memory in hardware security: A review, Adv. Electron. Mater., 7, 12, (2021)
[4]  
Galicia M.E., Et al., S3cure': Scramble, shuffle and shambles-secure deployment of weight matrices in memristor crossbar arrays, Proc. Int. Conf. Neuromorph. Syst., pp. 1-8, (2023)
[5]  
Zou M., Et al., Security enhancement for RRAM computing system through obfuscating crossbar row connections, Proc. DATE, pp. 466-471, (2020)
[6]  
Wang Y., Et al., A low cost weight obfuscation scheme for security enhancement of ReRAM based neural network accelerators, Proc. Asia South Pac. Design Autom. Conf., pp. 499-504, (2021)
[7]  
Zou M., Et al., Enhancing security of memristor computing system through secure weight mapping, Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), pp. 182-187, (2022)
[8]  
Zou M., Du N., Kvatinsky S., Review of security techniques for memristor computing systems, Front. Electron. Materials, 2, (2022)
[9]  
Chavda C., Et al., Vulnerability analysis of on-chip access-control memory, Proc. 9th USENIX Workshop Hot Topics Storage File Syst. (HotStorage 17), pp. 1-6, (2017)
[10]  
Huynh N., Et al., Hardware security of emerging non-volatile memory devices under imaging attacks, Proc. Int. Conf. Appl. Electron. (AE), pp. 1-4, (2021)