A Comprehensive Design of Edge Terminations for High-Voltage SiC Devices Utilizing P-Type Epitaxial Layer

被引:0
|
作者
Kim, Sangyeob [2 ]
Seok, Ogyun [1 ]
机构
[1] Pusan Natl Univ, Sch Elect & Elect Engn, Busan, South Korea
[2] Kumoh Natl Inst Technol, Dept Semicond Syst Engn, Gumi, South Korea
关键词
SiC; Edge termination; P-type epitaxial growth; MRA-JTE; PiN diode; BREAKDOWN VOLTAGE; POWER DEVICES; JTE;
D O I
10.1007/s42835-024-02130-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We proposed 3.3 kV SiC PiN diodes with edge termination structures using a mesa etched P-type epitaxial layer instead of Al implanted layer. This method simplifies the fabrication procedure and provides advantages for enabling the simultaneous formation of both an active and an edge termination region. Ring-assisted junction-termination-extension (RA-JTE) and mesa RA-JTE (MRA-JTE) were designed on the P-type epaxial layer, and their blocking characteristics were compared with single-zone JTE. In order to enhance the blocking capabilities of SiC power devices under circumstances involving process deviations, such as oxide charge variations, we employed space modulated multiple-floating P+ rings within the epitaxially grown JTE region. The MRA-JTE exhibits high breakdown voltage in a wide range of JTE concentration (NJTE) and fixed charge in the field oxide (QF) due to the combination of P+ rings and two-step mesa etched regions. This paper elucidates the mechanisms for the stable blocking characteristics exhibited by MRA-JTE.
引用
收藏
页码:1051 / 1057
页数:7
相关论文
共 50 条
  • [1] A High-Voltage LDMOS Compatible With High-Voltage Integrated Circuits on p-Type SOI Layer
    Luo, Xiaorong
    Lei, Tianfei
    Wang, Yuangang
    Gao, Huanmei
    Fang, Jian
    Qiao, Ming
    Zhang, Wei
    Deng, Hao
    Zhang, Bo
    Li, Zhaoji
    Xiao, Zhiqiang
    Chen, Zhengcai
    Xu, Jing
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1093 - 1095
  • [2] High-voltage pulse instabilities in SiC Schottky diodes with implanted resistive edge terminations
    Morisette, DT
    Cooper, JA
    SILICON CARBIDE AND RELATED MATERIALS 2001, PTS 1 AND 2, PROCEEDINGS, 2002, 389-3 : 1157 - 1160
  • [3] Epitaxial growth and defect control of SiC for high-voltage power devices
    Kimoto T.
    Suda J.
    Journal of the Vacuum Society of Japan, 2011, 54 (06) : 362 - 368
  • [4] Experimental analysis of planar edge terminations for high voltage 4H-SiC devices
    Soler, V.
    Berthou, M.
    Mihaila, A.
    Montserrat, J.
    Godignon, P.
    Rebollo, J.
    Millan, J.
    ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 68 - 71
  • [5] High-voltage 4H-SiC pn diodes fabricated by p-type ion implantation
    Negoro, Y
    Kimoto, T
    Matsunami, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2003, 86 (12): : 44 - 51
  • [6] High voltage Schottky barrier diodes on p-type SiC using metal-overlap on a thick oxide layer as edge termination
    Zhang, Q
    Madangarli, V
    Soloviev, S
    Sudarshan, TS
    WIDE-BANDGAP SEMICONDUCTORS FOR HIGH-POWER, HIGH-FREQUENCY AND HIGH-TEMPERATURE APPLICATIONS-1999, 1999, 572 : 75 - 80
  • [7] P-type 4H and 6H-SiC high-voltage Schottky barrier diodes
    North Carolina State Univ, Raleigh, United States
    IEEE Electron Device Lett, 3 (71-73):
  • [8] P-type 4H and 6H-SiC high-voltage Schottky barrier diodes
    Raghunathan, R
    Baliga, BJ
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (03) : 71 - 73
  • [9] Packaging Design of 15 kV SiC Power Devices With High-Voltage Encapsulation
    Li, Junjie
    Liang, Yu
    Mei, Yunhui
    Tang, Xinling
    Lu, Guo-Quan
    IEEE TRANSACTIONS ON DIELECTRICS AND ELECTRICAL INSULATION, 2022, 29 (01) : 47 - 53
  • [10] Design, Simulation, and Characterization of High-Voltage SiC p-IGBTs
    Sui, Y.
    Cooper, J. A.
    Wang, X.
    Walden, G. G.
    SILICON CARBIDE AND RELATED MATERIALS 2007, PTS 1 AND 2, 2009, 600-603 : 1191 - 1194