Reversible logic circuit design using QCA based modified Fredkin gate

被引:1
作者
Das, Jadav C. [1 ]
Chattopadhyay, Tanay [2 ]
De, Debashis [3 ]
机构
[1] Maulana Abul Kalam Azad Univ Technol, Informat Technol Dept, Haringhata 741249, West Bengal, India
[2] WBPDCL, Solar Div, Bidyut Unnayan Bhaban, Kolkata 700106, West Bengal, India
[3] Maulana Abul Kalam Azad Univ Technol, Comp Sci & Engn Dept, Haringhata 741249, West Bengal, India
关键词
Quantum-dot cellular automata (QCA); Reversible logic circuits; Modified Fredkin gate (MFG); Quantum-cost; DOT CELLULAR-AUTOMATA; ENCODER;
D O I
10.1007/s10470-025-02325-z
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum-dot cellular automata (QCA) is presently considered for implementing ultra-large-scale integrated circuits. The design of different arithmetic and logical units using QCA is of high research interest in the current scenario. Apart from this, QCA has also found its application in the reversible domain. To the best of our knowledge various QCA based reversible circuits have already been reported in many works. But most of the works are mainly focused on designing the well-established reversible gates viz. Fredkin, Toffoli, Peres, etc. in QCA and making bigger circuits using these gates. The research reported in this literature deals with a completely new QCA layout of a reversible gate. This proposed gate is an updated version of Fredkin gate and named as modified Fredkin gate (MFG). We can implement 16 primitive logic operations using a single MFG unit. Apart from that, MFG is a quantum gate whose quantum realization is also shown in this literature. The proposed 4 x 4 MFG can configure the circuit of n-input XOR-XNOR and OR-AND gate.
引用
收藏
页数:13
相关论文
共 45 条
[1]   Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis [J].
Ahmadpour, Seyed-Sajad ;
Mosleh, Mohammad ;
Heikalabad, Saeed Rasouli .
JOURNAL OF SUPERCOMPUTING, 2022, 78 (02) :1672-1695
[2]  
Arun M., 2013, Int. J. Intell. Eng. Syst., V6, P1
[3]   Design of QCA-Serial Parallel Multiplier (QSPM) With Energy Dissipation Analysis [J].
Bahar, Ali Newaz ;
Wahid, Khan A. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) :1939-1943
[4]   THE FUNDAMENTAL PHYSICAL LIMITS OF COMPUTATION [J].
BENNETT, CH ;
LANDAUER, R .
SCIENTIFIC AMERICAN, 1985, 253 (01) :48-56
[5]  
Bhagyalakshmi H. R., 2011, International Journal of Computer Applications, V32, P36
[6]   Efficient approaches for designing reversible Binary Coded Decimal adders [J].
Biswas, Ashis Kumer ;
Hasan, Mahmudul ;
Chowdhury, Ahsan Raja ;
Babu, Hafiz Md. Hasan .
MICROELECTRONICS JOURNAL, 2008, 39 (12) :1693-1703
[7]  
Biswas P., 2014, J ENG RES APPL, V4, P12
[8]   All-Optical Modified Fredkin Gate [J].
Chattopadhyay, Tanay .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2012, 18 (02) :585-592
[9]  
Chaudhuri A., 2012, International Journal of Computers and Applications, V31, P30
[10]   Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate [J].
Das, Jadav Chandra ;
De, Debashis .
JOURNAL OF SUPERCOMPUTING, 2019, 75 (10) :6882-6903