Reshaping of Distorted Signal with Low-Pass Type Negative Group Delay RL-network Circuit

被引:0
|
作者
Yi Zhang [1 ]
Xun Su [1 ]
Robert Wieser [1 ]
Raul Sanchez Galan [2 ]
Blaise Ravelo [1 ]
机构
[1] Nanjing University of Information Science and Technology (NUIST),4I Intelligent Insights
[2] Tecnoincubadora Marie Curie,undefined
[3] PCT Cartuja,undefined
关键词
Low-pass (LP) negative group delay (NGD); NGD active circuit; Design method; Experimentation; Resistive-inductive (RL) network topology; Signal reshaping; Transient pulse signal;
D O I
10.1007/s00034-024-02953-2
中图分类号
学科分类号
摘要
A signal reshaping method based-on the application of low-pass (LP) type negative group delay (NGD) of a resistive-inductive (RL) circuit is developed in this article. To enhance comprehension of the LP-NGD design, an analytical theory of the RL-network topology considered for the signal reshaping is developed using voltage transfer function exploration. The main NGD characteristics, such as time-advance, NGD value and NGD cut-off frequency are defined. Design equations for calculating resistors and inductors that constitute the RL topology are formulated based on the targeted time-advance. After printed circuit boards (PCB) designed from an expected −0.5 ms time advance, two proofs-of-concept (PoC) dedicated to two test signals are examined to validate the NGD application method. Time-domain simulations and measurements, which closely match with a 38 ms duration pulse signal, confirm the developed signal reshaping method’s feasibility by improving the input–output signal fidelity assessed with correlation coefficient from 57 to 99%. For arbitrary waveform one, it is improved from 32.5 to 99%. The signal reshaping NGD method is particularly useful for improving electronic circuit board and sensor performances through signal integrity enhancement.
引用
收藏
页码:2308 / 2329
页数:21
相关论文
共 50 条
  • [41] Synthesis of Reflection Type Negative Group Delay Circuit Using Transmission Line Resonator
    Choi, Heungjae
    Kim, Younggyu
    Jeong, Yongchae
    Kim, Chul Dong
    2009 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, 2009, : 902 - +
  • [42] O=O Shape Low-Loss Negative Group Delay Microstrip Circuit
    Wan, Fayu
    Li, Ningdong
    Ravelo, Blaise
    Ge, Junxiang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) : 1795 - 1799
  • [43] Reconfigurable Negative Group Delay Circuit with a Low Insertion Loss Using a Coupled Line
    Chaudhary, Girdhari
    Jeong, Yongchae
    JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, 2020, 20 (01): : 73 - 79
  • [45] Study of Active Negative Group Delay Circuit Based on LNA and RLC-Parallel Network
    Chen, Dan
    Gu, Taochen
    Zhou, Xiang
    Wan, Fayu
    Ravelo, Blaise
    PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS, 2021, 96 : 137 - 145
  • [46] The Design Method of the Active Negative Group Delay Circuits Based on a Microwave Amplifier and an RL-Series Network
    Wan, Fayu
    Li, Ningdong
    Ravelo, Blaise
    Ji, Qizheng
    Li, Binhong
    Ge, Junxiang
    IEEE ACCESS, 2018, 6 : 33849 - 33858
  • [47] Investigation on four-port mono-capacitor circuit with high-pass negative group delay behavior
    Fenni, Sofia
    Haddad, Fayrouz
    Jaomiary, Antonio
    Yazdani, Samar S.
    Sahoa, Frank Elliot
    Ramifidisoa, Lucius
    Guerin, Mathieu
    Rahajandraibe, Wenceslas
    Ravelo, Blaise
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (02) : 478 - 495
  • [48] Low loss negative group delay circuit using self-packaged suspended line
    Xiao, Jian-Kang
    Yang, Xiao-Yun
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2021, 31 (12)
  • [49] A Low-Loss Dual-Band Negative Group Delay Circuit with Flexible Design
    Meng, Yuwei
    Wang, Zhongbao
    Bai, Yu
    Fang, Shaojun
    Liu, Hongmei
    PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS, 2021, 98 : 33 - 40
  • [50] Theory and Original Design of Resistive-Inductive Network High-Pass Negative Group Delay Integrated Circuit in 130-nm CMOS Technology
    Guerin, Mathieu
    Rahajandraibe, Wenceslas
    Fontgalland, Glauco
    Silva, Hugerles S.
    Chan, George
    Wan, Fayu
    Thakur, Preeti
    Thakur, Atul
    Frnda, Jaroslav
    Ravelo, Blaise
    IEEE ACCESS, 2022, 10 : 27147 - 27161