QCA based programmable logic block for implementation of digital circuits in multilayer framework

被引:0
作者
Singh, Rupali [1 ]
Singh, Pankaj [2 ]
机构
[1] SRM Inst Sci & Technol, Fac Engn & Technol, Dept Elect & Commun Engn, Delhi NCR Campus,Delhi Meerut Rd, Ghaziabad, UP, India
[2] IIMT Univ, Sch Engn & Technol, Dept Elect & Commun Engn, Meerut, India
关键词
QCA; PLB; Adder; Multiplexer; Flip flop; RAM; Multilayer; DOT CELLULAR-AUTOMATA; FULL ADDER DESIGN; FLIP-FLOP; SIMULATION;
D O I
10.1007/s10470-025-02375-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum Dot Cellular Automata (QCA) is gathering attention from researchers in recent years due to its attractive features of low power, high density and high speed to serve as transistor-less paradigm for next generation circuits. Programmable or configurable architectures in QCA are needed to promote multifunctional capability of logic circuits along with ease of demonstration and fabrication. Moreover, multilayer approach in QCA adds the area efficacy and immunity against random interference. This paper presents the design of novel programmable logic block (PLB) in QCA configuration in multilayer framework which can be easily used to generate variety of digital circuits. The proposed QCA based PLB is further used to realize combinational circuit such as adder etc. and sequential circuits such as D flip flop, random access memory (RAM) element, shift registers etc. The circuits are further analyzed to obtain performance metrics. A comparative assessment has been carried out for the proposed PLB circuit to establish compatibility with the existing circuits. The proposed PLB sets path towards development of future generation complex and configurable computing systems.
引用
收藏
页数:15
相关论文
共 45 条
[1]   A novel configurable flip flop design using inherent capabilities of quantum dot cellular automata [J].
Abutaleb, M. M. .
MICROPROCESSORS AND MICROSYSTEMS, 2018, 56 :101-112
[2]   Performance evaluation of an ultra-high speed adder based on quantum-dot cellular automata [J].
Ahmad F. ;
John M.U. ;
Khosroshahy M.B. ;
Sarmadi S. ;
Bhat G.M. ;
Peer Z.A. ;
Wani S.J. .
International Journal of Information Technology, 2019, 11 (3) :467-478
[3]   Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis [J].
Ahmadpour, Seyed-Sajad ;
Mosleh, Mohammad ;
Heikalabad, Saeed Rasouli .
JOURNAL OF SUPERCOMPUTING, 2022, 78 (02) :1672-1695
[4]   Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata [J].
Angizi, Shaahin ;
Sarmadi, Soheil ;
Sayedsalehi, Samira ;
Navi, Keivan .
MICROELECTRONICS JOURNAL, 2015, 46 (01) :43-51
[5]   Design and energy analysis of a new fault-tolerant SRAM cell in quantum-dot cellular automata [J].
Bagherian Khosroshahy, Milad ;
Moaiyeri, Mohammad Hossein ;
Abdoli, Alireza .
OPTICAL AND QUANTUM ELECTRONICS, 2022, 54 (09)
[6]  
Balijepalli H., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P611, DOI 10.1109/FPL.2012.6339219
[7]  
Chia-Ching Tung, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P62, DOI 10.1109/FPT.2009.5377686
[8]   A combined three and five inputs majority gate-based high performance coplanar full adder in quantum-dot cellular automata [J].
Danehdaran F. ;
Angizi S. ;
Bagherian Khosroshahy M. ;
Navi K. ;
Bagherzadeh N. .
International Journal of Information Technology, 2021, 13 (3) :1165-1177
[9]   Towards Multilayer QCA SISO Shift Register Based on Efficient D-FF Circuits [J].
Divshali, Mojtaba Niknezhad ;
Rezai, Abdalhossein ;
Karimi, Asghar .
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (11) :3326-3339
[10]   Investigating multiple defects on a new fault-tolerant three-input QCA majority gate [J].
Foroutan, Seyed Amir Hossein ;
Sabbaghi-Nadooshan, Reza ;
Mohammadi, Majid ;
Tavakoli, Mohammad Bagher .
JOURNAL OF SUPERCOMPUTING, 2021, 77 (08) :8305-8325