The logarithmic memristor-based Bayesian machine

被引:0
作者
Clément Turck [1 ]
Kamel-Eddine Harabi [1 ]
Adrien Pontlevy [1 ]
Théo Ballet [1 ]
Tifenn Hirtzlin [2 ]
Elisa Vianello [2 ]
Raphaël Laurent [3 ]
Jacques Droulez [3 ]
Pierre Bessière [4 ]
Marc Bocquet [4 ]
Jean-Michel Portal [5 ]
Damien Querlioz [5 ]
机构
[1] Université Paris-Saclay, CNRS, Centre de Nanosciences et de Nanotechnologies, Palaiseau
[2] CEA, LETI, Université Grenoble-Alpes, Grenoble
[3] HawAI.tech, Grenoble
[4] Institut des Systèmes Intelligents et de Robotique, Sorbonne Université, CNRS, Paris
[5] Aix-Marseille Université, CNRS, Institut Matériaux Microélectronique Nanosciences de Provence, Marseille
来源
Communications Engineering | / 4卷 / 1期
基金
欧洲研究理事会;
关键词
D O I
10.1038/s44172-025-00360-2
中图分类号
学科分类号
摘要
The demand for explainable and energy-efficient artificial intelligence (AI) systems for edge computing has led to growing interest in electronic systems dedicated to Bayesian inference. Traditional designs of such systems often rely on stochastic computing, which offers high energy efficiency but suffers from latency issues and struggles with low-probability values. Here, we introduce the logarithmic memristor-based Bayesian machine, an innovative design that leverages the unique properties of memristors and logarithmic computing as an alternative to stochastic computing. We present a prototype machine fabricated in a hybrid CMOS/hafnium-oxide memristor process. We validate the versatility and robustness of our system through experimental validation and extensive simulations in two distinct applications: gesture recognition and sleep stage classification. The logarithmic approach simplifies the computational model by converting multiplications into additions and enhances the handling of low-probability events, which are crucial in time-dependent tasks. Our results demonstrate that the logarithmic Bayesian machine achieves superior performance in terms of accuracy and energy efficiency compared to its stochastic counterpart, particularly in scenarios involving complex probabilistic models. This approach enables the development of energy-efficient and reliable AI systems for edge devices. © The Author(s) 2025.
引用
收藏
相关论文
共 39 条
  • [1] Rai A., Explainable AI: from black box to glass box, J. Acad. Mark. Sci, 48, pp. 137-141, (2020)
  • [2] Ielmini D., Wong H.-S.P., In-memory computing with resistive switching devices, Nat. Electron, 1, (2018)
  • [3] Spiga S., Sebastian A., Querlioz D., Rajendran B., Memristive Devices for Brain-Inspired Computing: From Materials, Devices, and Circuits to Applications—Computational Memory, Deep Learning, and Spiking Neural Networks, (2020)
  • [4] Ambrogio S., Et al., An analog-AI chip for energy-efficient speech recognition and transcription, Nature, 620, pp. 768-775, (2023)
  • [5] Aguirre F., Et al., Hardware implementation of memristor-based artificial neural networks, Nat. Commun, 15, (2024)
  • [6] Huang Y., Et al., Memristor-based hardware accelerators for artificial intelligence, Nat. Rev. Electr. Eng, 1, pp. 286-299, (2024)
  • [7] Harabi K.-E., Et al., A memristor-based Bayesian machine, Nat. Electron, 6, pp. 52-63, (2023)
  • [8] Gong T., Et al., First demonstration of a Bayesian machine based on unified memory and random source achieved by 16-layer stacking 3d Fe-diode with high noise density and high area efficiency, 2023 International Electron Devices Meeting (IEDM), pp. 1-4, (2023)
  • [9] Jaynes E.T., Probability Theory: The Logic of Science, (2003)
  • [10] Bessiere P., Mazer E., Ahuactzin J.M., &amp, (2013)