Design of 32 x 32 (1 KB) SRAM array using 10T SRAM cell for portable low power biomedical applications

被引:0
作者
Kumar, Appikatla Phani [1 ]
Lorenzo, Rohit [2 ]
机构
[1] Koneru Lakshmaiah Educ Fdn, Dept Elect & Commun Engn, Vaddeswaram, Andhra Pradesh, India
[2] VIT AP Univ, Sch Elect Engn, AP Secretariat, Amaravati 522237, AP, India
关键词
Static random-access memory (SRAM); 1KB array; Stability; Near threshold; Schmitt-trigger; Low-leakage; Static noise margin; VARIATION-TOLERANT WRITE; HALF-SELECT-FREE; LOW LEAKAGE; BIT CELL; 9T SRAM; ROBUST;
D O I
10.1007/s10470-025-02386-0
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Biomedical applications like body area networks (BAN) necessitate the construction of power optimized SRAMs to enhance the batteries life at BAN nodes. In this work, we have designed one-sided near threshold 10TSRAM array for low power portable biomedical applications. The proposed near threshold 10T SRAM (PNT10T SRAM) employs a cross-connected schmitt trigger (ST) inverter and normal inverter in its cell core. The separate path for reading is also employed to eliminate the reading disturbance. The write disturbance is removed in the PNT10T SRAM by removing the trail from VDD and ground. The writing ability is improved with the use of feedback-cutting approach. The standby power dissipation of the memory is mitigated with the use a tail transistor, virtual ground (VGND). The proposed design mitigates the half-select problem due to column-based transistor controlled by CCL. To evaluate the performance, the PNT10T SRAM is compared with C6T, ST11T, ST9T, TG9T, SE9T, and SLE10T SRAM cells using FinFET 18 nm technology at 0.6 V power supply. The PNT10T SRAM mitigates the read power, write power, and leakage power by 51.10%, 50.57%, and 78.97%. Furthermore, the read and write static noise margins improved by 54% and 39.5% respectively, compared to conventional6T (C6T) SRAM.
引用
收藏
页数:14
相关论文
共 33 条
[1]   A Low-Energy, Stable, Single-Bitline Accessed FinFET 9T-SRAM [J].
Abbasian, Erfan ;
Nayeri, Maryam ;
Mani, Elangovan .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (08) :5361-5376
[3]   Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM [J].
Abbasian, Erfan ;
Birla, Shilpi ;
Gholipour, Morteza .
MICROELECTRONICS JOURNAL, 2022, 123
[4]   A low-leakage single-bitline 9T SRAM cell with read-disturbance removal and high writability for low-power biomedical applications [J].
Abbasian, Erfan ;
Gholipour, Morteza .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) :1537-1556
[5]   Single-ended half-select disturb-free 11T static random access memory cell for reliable and low power applications [J].
Abbasian, Erfan ;
Gholipour, Morteza .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (04) :970-989
[6]   Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis [J].
Ahmad, Sayeed ;
Iqbal, Belal ;
Alam, Naushad ;
Hasan, Mohd. .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (03) :337-349
[7]   Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory [J].
Ahmad, Sayeed ;
Gupta, Mohit Kumar ;
Alam, Naushad ;
Hasan, Mohd. .
MICROELECTRONICS JOURNAL, 2017, 62 :1-11
[8]   Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell [J].
Ahmad, Sayeed ;
Gupta, Mohit Kumar ;
Alam, Naushad ;
Hasan, Mohd .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) :2634-2642
[9]  
Chakraborty A., 2023, MATER TODAY-PROC
[10]   One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation [J].
Cho, Keonhee ;
Park, Juhyun ;
Oh, Tae Woo ;
Jung, Seong-Ook .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (05) :1551-1561