Resource-Efficient FPGA Architecture for Real-Time RFI Mitigation in Interferometric Radiometers

被引:0
|
作者
Perez-Portero, Adrian [1 ,2 ,3 ]
Querol, Jorge [1 ,3 ,4 ]
Camps, Adriano [1 ,2 ,3 ,5 ]
机构
[1] Univ Politecn Catalunya BarcelonaTech, CommSensLab UPC, Barcelona 08034, Spain
[2] Inst Space Studies Catalonia IEEC CTE UPC, Castelldefels 08860, Spain
[3] MITIC Solut SL, Barcelona 08017, Spain
[4] Univ Luxembourg, Interdisciplinary Ctr Secur Reliabil & Trust SnT, Luxembourg 1855, Luxembourg
[5] United Arab Emirates Univ, Coll Engn, Al Ain 15551, U Arab Emirates
关键词
radio frequency interferece; RFI; FPGA; earth observation; interferometric radiometers; polarimetry;
D O I
10.3390/s24248001
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Interferometric radiometers operating at L-band, such as ESA's SMOS mission, enable crucial Earth observations providing high-resolution measurements of soil moisture, ocean salinity, and other geophysical parameters. However, the increasing electromagnetic spectrum utilization has led to significant Radio Frequency Interference (RFI) challenges, particularly critical given the sensors' fine temperature resolution requirements of less than 1 K. This work presents the hardware implementation of an advanced RFI detection and mitigation algorithm specifically designed for interferometric radiometers, targeting future L-band missions. The implementation processes 1-bit quantized signals at 57.69375 MHz from multiple receivers, employing time-frequency analysis and polarimetric detection techniques while optimizing Field Programmable Gate Array (FPGA) resource utilization. Novel optimization strategies include overclocked processing cores operating at 230.775 MHz, efficient resource sharing through operation serialization, and strategic memory management. The system achieves real-time processing capabilities while maintaining detection probabilities above 63% with false alarm rates below 1% for typical interference scenarios. Performance validation using synthetic datasets demonstrates robust operation across various RFI conditions, making this implementation suitable as part of the RFI detection and mitigation efforts for future interferometric radiometer missions beyond SMOS.
引用
收藏
页数:14
相关论文
共 50 条
  • [41] An FPGA Implementation of Reconfigurable Real-Time Vision Architecture
    Hiraiwa, Jorge
    Amano, Hideharu
    2013 IEEE 27TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), 2013, : 150 - 155
  • [42] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [43] A Reconfigurable Architecture for Real-Time Vision Systems on FPGA
    Elhossini, Ahmed
    Moussa, Medhat
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 455 - 458
  • [44] Resource-efficient RISC-V Vector Extension Architecture for FPGA-based Accelerators
    Islam, Md Ashraful
    Kise, Kenji
    THE PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2023, 2023, : 78 - 85
  • [45] Resource-efficient internally controlled in-house real-time PCR detection of SARS-CoV-2
    Janine Michel
    Markus Neumann
    Eva Krause
    Thomas Rinner
    Therese Muzeniek
    Marica Grossegesse
    Georg Hille
    Franziska Schwarz
    Andreas Puyskens
    Sophie Förster
    Barbara Biere
    Daniel Bourquain
    Cristina Domingo
    Annika Brinkmann
    Lars Schaade
    Livia Schrick
    Andreas Nitsche
    Virology Journal, 18
  • [46] Resource-efficient internally controlled in-house real-time PCR detection of SARS-CoV-2
    Michel, Janine
    Neumann, Markus
    Krause, Eva
    Rinner, Thomas
    Muzeniek, Therese
    Grossegesse, Marica
    Hille, Georg
    Schwarz, Franziska
    Puyskens, Andreas
    Forster, Sophie
    Biere, Barbara
    Bourquain, Daniel
    Domingo, Cristina
    Brinkmann, Annika
    Schaade, Lars
    Schrick, Livia
    Nitsche, Andreas
    VIROLOGY JOURNAL, 2021, 18 (01)
  • [47] Resource-Efficient Content Adjustment in Real Time in Elastic Optical Datacenter Networks
    Li, Yintao
    Yuan, Weiguo
    Song, Wei
    Yang, Chun
    Xu, Hongfei
    Li, Wang
    Yan, Zhongping
    2017 16TH INTERNATIONAL CONFERENCE ON OPTICAL COMMUNICATIONS & NETWORKS (ICOCN 2017), 2017,
  • [48] REAL-TIME EFFICIENT FPGA IMPLEMENTATION OF AES ALGORITHM
    El Maraghy, Mazen
    Hesham, Salma
    Abd El Ghany, Mohamed A.
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 203 - 208
  • [49] FPGA Based Real-Time Efficient Histogram Equalization
    Vural, M. Firat
    Kiziloz, Cemil
    Turgay, Emre
    2009 IEEE 17TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, VOLS 1 AND 2, 2009, : 323 - +
  • [50] An Efficient Real-Time FPGA Implementation for Object Detection
    Zhao, Jin
    Huang, Xinming
    Massoud, Yehia
    2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 313 - 316