A Low Temperature Coefficient High Order Compensation Voltage Reference Design

被引：0
作者：
Zhang, Tao [1 ]
Qiu, Yunfei [1 ]
Liu, Jin [1 ]
机构：
[1] School of Information Science and Engineering, Wuhan University of Science and Technology, Wuhan
来源：
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences | 2024年 / 51卷 / 06期
基金：
中国国家自然科学基金;
关键词：
high-order curvature compensation; low temperature coefficient; subthreshold; voltage reference;
D O I：
10.16339/j.cnki.hdxbzkb.2024237
中图分类号：
学科分类号：
摘要：
Voltage reference plays a crucial role in influencing the performance and accuracy of analog systems. General curvature compensation techniques focus solely on eliminating second-order temperature-related terms，making it hard to meet the high precision requirements of certain circuits. The existing circuit has a high-temperature coefficient issue that requires urgent compensation for higher-order terms. This paper proposes a novel high-order curvature compensation method，successfully implementing a low-temperature coefficient voltage reference circuit by leveraging the subthreshold characteristics of CMOS transistors. Initially，two currents with different temperature coefficients flow through the same subthreshold CMOS transistor，generating two gate-source voltages with unique temperature characteristics. Subsequently，the subtraction of these voltages produces a logarithmic voltage，and the logarithmic voltage is weighted and superimposed with the first-order compensation voltage to realize the high-order compensation. To enhance the power supply rejection ratio（PSRR），the circuit employs a high-gain negative feedback loop，eliminating the need for an amplifier in traditional voltage reference circuits and further reducing power consumption. This design is based on the 0.18 μm CMOS process and is implemented using Cadence software for circuit design，layout，and simulation verification. Simulation results indicate that the circuit operates within a normal voltage range of 1.6 V~3 V，with a reference voltage output of 295 mV at 2 V operating voltage. The temperature coefficient within the range of -45 ℃ to 125 ℃ is 1.26 ppm/℃，and the PSRR is 51.1 dB@1 kHz，with a maximum static current of 8.9 μA. These results show that the voltage reference circuit can meet the needs of high-precision integrated circuit systems. © 2024 Hunan University. All rights reserved.
引用
收藏
页码：178 / 186
页数：8
相关论文
共 21 条
  • [1] WU X A, ZHANG Z C, YUAN S Y, Design and implementation of a fast set-up and low-noise bandgap reference ［J］．, Acta Electronica Sinica, 49, 11, pp. 2195-2201, (2021)
  • [2] ZHOU Z K, WANG Y, A resistorless high-precision compensated CMOS bandgap voltage reference ［J］, IEEE Transactions on Circuits and Systems I：Regular Papers, 66, 1, pp. 428-437, (2019)
  • [3] A high PSRR bandgap voltage reference with piecewise compensation ［J］, Microelectronics Journal, 95, (2020)
  • [4] MOHAMMED M, KAWAR S．, Design of a sub 1-V MOSFET based voltage reference circuit operating in subthreshold region, 2013 IEEE 20th International Conference on Electronics，Circuits，and Systems（ICECS）．Abu Dhabi，United Arab Emirates．IEEE, pp. 897-900, (2013)
  • [5] JALALI M．, A CMOS self-biased 6.8 ppm/ºC area-efficient subthreshold voltage reference, 2015 23rd Iranian Conference on Electrical Engineering, pp. 1341-1345, (2015)
  • [6] LUO H R, ZHANG R Z, A 1-V 3.1-ppm/℃ 0.8-μW bandgap reference with piecewise exponential curvature compensation, 2018 IEEE Asian Solid-State Circuits Conference（A-SSCC）, pp. 97-98, (2018)
  • [7] THAKUR A, RAI S K．, High-performance sub-1V CMOS voltage reference with low supply voltage［J］, AEU-International Journal of Electronics and Communications, 156, (2022)
  • [8] BEHZAD R., Design of analog CMOS integrated circuits
  • [9] HILBIBER D．, A new semiconductor voltage standard, 1964 IEEE International Solid-State Circuits Conference． Digest of Technical Papers, pp. 32-33, (1964)
  • [10] WIDLAR R．, Some circuit design techniques for linear integrated circuits, IEEE Transactions on Circuit Theory, 12, 4, pp. 586-590, (1965)
123