A new design of a digital circuit for developing nanoscale IoT devices utilizing quantum-dot technology

被引:0
作者
Ya, Jinhua [1 ]
Jiang, Hua [2 ]
Milani, F. [3 ]
机构
[1] Jingdezhen Ceram Univ, Sch Design Art, Jingdezhen 333000, Peoples R China
[2] Hunan City Univ, Coll Fine Arts & Design, Yiyang 413000, Peoples R China
[3] Western Caspian Univ, Dept Mech & Math, Baku 1001, Azerbaijan
关键词
Internet of Things (IoT); Energy consumption; IoT; Quantum dot; Printed circuit; CELLULAR-AUTOMATA; POWER DISSIPATION; ADDER DESIGNS; FULL ADDER; MULTIPLEXER; SIMULATION; INTERNET; ROBUST;
D O I
10.1007/s11227-025-07020-4
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An Internet of Things (IoT) network is a graph where all nodes have the same number of links. IoT gadgets are distinct due to their limited battery capacities, short lifespans, and low sustainability. For active mode connectivity, these designs need to address a number of challenges, such as sustainable practices, effective power strategies, and quick data transmission. However, due to its widespread application in digital computer arithmetic processes, the printed device is considered one of the essential digital components of IoT circuits. To put it another way, low-power and IoT devices with longer battery life and low-power consumption may be used with the printed electronic device. As this is going on, quantum-dot cellular automata (QCA) technology is being utilized more and more to develop digital circuit systems that require less energy and are sustainable and occupied. Consequently, this study proposes a novel printed circuit with an arithmetic logic unit (ALU) structure. Implementing QCA technology emphasizes energy efficiency, sustainability, and occupied areas for miniaturizing IoT systems. Additionally, utilizing the QCADesigner-E 2.2 and QCAPro tools, all proposed frameworks are validated by simulation.
引用
收藏
页数:21
相关论文
共 66 条
[1]   Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover [J].
Abedi, Dariush ;
Jaberipur, Ghassem ;
Sangsefidi, Milad .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (03) :497-504
[2]   Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates [J].
Abutaleb, M. M. .
JOURNAL OF SUPERCOMPUTING, 2018, 74 (11) :6258-6274
[3]   An effective nano design of demultiplexer architecture based on coplanar quantum-dot cellular automata [J].
Afrooz, Sonia ;
Navimipour, Nima Jafari .
IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (02) :168-174
[4]   Memory Designing Using Quantum-Dot Cellular Automata: Systematic Literature Review, Classification and Current Trends [J].
Afrooz, Sonia ;
Navimipour, Nima Jafari .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (12)
[5]   An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform [J].
Ahmadpour, Seyed-Sajad ;
Navimipour, Nima Jafari ;
Mosleh, Mohammad ;
Bahar, Ali Newaz ;
Das, Jadav Chandra ;
De, Debashis ;
Yalcin, Senay .
NANO COMMUNICATION NETWORKS, 2022, 34
[6]   Ultra-efficient adders and even parity generators in nano scale [J].
Ahmadpour, Seyed-Sajad ;
Mosleh, Mohammad .
COMPUTERS & ELECTRICAL ENGINEERING, 2021, 96
[7]   Robust QCA full-adders using an efficient fault-tolerant five-input majority gate [J].
Ahmadpour, Seyed-Sajad ;
Mosleh, Mohammad ;
Heikalabad, Saeed Rasouli .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (07) :1037-1056
[8]   A novel fault-tolerant multiplexer in quantum-dot cellular automata technology [J].
Ahmadpour, Seyed-Sajad ;
Mosleh, Mohammad .
JOURNAL OF SUPERCOMPUTING, 2018, 74 (09) :4696-4716
[9]   Design of QCA-Serial Parallel Multiplier (QSPM) With Energy Dissipation Analysis [J].
Bahar, Ali Newaz ;
Wahid, Khan A. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) :1939-1943
[10]   Smart Architectural Framework for Symmetrical Data Offloading in IoT [J].
Bali, Malvinder Singh ;
Gupta, Kamali ;
Koundal, Deepika ;
Zaguia, Atef ;
Mahajan, Shubham ;
Pandit, Amit Kant .
SYMMETRY-BASEL, 2021, 13 (10)