Electrical-thermal-structural Coupling Analysis of Through Silicon Vias in 3D Packaging

被引：0
|
作者：
Zhang, Yuanle [1 ]
Gong, Yufan [1 ]
Chen, Zhaochuan [1 ]
Zhao, Qi [1 ]
Meng, Xin [1 ]
Li, Qiang [1 ]
Chen, Xuemei [1 ]
机构：
[1] School of Energy and Power Engineering, Nanjing University of Science and Technology, Nanjing,210094, China
来源：
Kung Cheng Je Wu Li Hsueh Pao/Journal of Engineering Thermophysics | 2024年 / 45卷 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
15
引用
收藏
页码：3508 / 3516
相关论文
共 50 条
  • [21] Microfabrication of Through Silicon Vias (TSV) for 3D SiP
    Liao, Hongguang
    Miao, Min
    Wan, Xin
    Jin, Yufeng
    Zhao, Liwei
    Li, Bohan
    Zhu, Yuhui
    Sun, Xin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1191 - +
  • [22] 3-D silicon integration and silicon packaging technology using silicon through-vias
    Knickerbocker, John U.
    Patel, Chirag S.
    Andry, Paul S.
    Tsang, Cornelia K.
    Buchwalter, L. Paivikki
    Sprogis, Edmund J.
    Gan, Hua
    Horton, Raymond R.
    Polastre, Robert J.
    Wright, Steven L.
    Cotte, John A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1718 - 1725
  • [23] A low feed-through 3D vacuum packaging technique with silicon vias for RF MEMS resonators
    Zhao, Jicong
    Yuan, Quan
    Kan, Xiao
    Yang, Jinling
    Yang, Fuhua
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2017, 27 (01)
  • [24] 3D stacked flip chip packaging with through silicon vias and copper plating or conductive adhesive filling
    Lee, SWR
    Hon, R
    Zhang, SXD
    Wong, CK
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 795 - 801
  • [25] 3D Wafer Level Packaging: Processes and Materials for Through-Silicon Vias and Thin Die Embedding
    Soussan, Philippe
    Tezcan, Deniz Sabuncuoglu
    Iker, Francois
    Ruythooren, Wouter
    Majeed, Bivragh
    Swinnen, Bart
    Ruytooren, Wouter
    Beyne, Eric
    MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 43 - 53
  • [26] Electrical Investigation of Cu Pumping in Through-Silicon Vias for BEOL Reliability in 3D Integration
    Cheng, Chuan-An
    Sugie, Ryuichi
    Uchida, Tomoyuki
    Chen, Kou-Hua
    Chiu, Chi-Tsung
    Chen, Kuan-Neng
    2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
  • [27] Electrical Characterization of Through Silicon Vias (TSVs) with an On Chip Bus Driver for 3D IC Integration
    Sheu, S. S.
    Lin, Z. H.
    Lin, C. S.
    Lau, J. H.
    Lee, S. H.
    Su, K. L.
    Ku, T. K.
    Wu, S. H.
    Hung, J. F.
    Chen, P. S.
    Lai, S. J.
    Lo, W. C.
    Kao, M. J.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 851 - 856
  • [28] Measurement-based electrical characterization of through silicon vias and transmission lines for 3D integration
    Sun, Xin
    Fang, Runiu
    Zhu, Yunhui
    Zhong, Xiao
    Bian, Yuan
    Guan, Yong
    Miao, Min
    Chen, Jing
    Jin, Yufeng
    MICROELECTRONIC ENGINEERING, 2016, 149 : 145 - 152
  • [29] Electrical Transmission Characteristics of Vertical Transition with Through Silicon Vias (TSVs) in 3D Die Stack
    Chang, Ka Fai
    Weerasekera, Roshan
    Bhattacharya, Suryanarayana Shivakumar
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [30] Electrical-Thermal Characterization of Through Packaging Vias in Glass Interposer
    Qian, Libo
    Xia, Yinshui
    Shi, Ge
    Wang, Jiang
    Ye, Yidie
    Du, Shimin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (06) : 901 - 908
12345