共 37 条
[4]
Cho JH, 2018, ISSCC DIG TECH PAP I, P208, DOI 10.1109/ISSCC.2018.8310257
[5]
Cho J, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), P411, DOI 10.1109/ISEMC.2017.8077905
[6]
Signal Integrity Design and Analysis of Silicon Interposer for GPU-Memory Channels in High-Bandwidth Memory Interface
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2018, 8 (09)
:1658-1671
[7]
Cho K, 2016, 2016 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC)
[9]
Chou CC, 2012, IEEE C ELECTR PERFOR, P131, DOI 10.1109/EPEPS.2012.6457859
[10]
A Compact Passive Equalizer Design for Differential Channels in TSV-Based 3-D ICs
[J].
IEEE ACCESS,
2018, 6
:75278-75292