Methodology for optimization of electrical parameters in the design of very large-scale integrated circuits

被引：0
作者：
Yue, Guang [1 ]
Ren, Lin [2 ]
Wu, Xianwei [3 ]
机构：
[1] Department of Automation, Taiyuan Institute of Technology, Shanxi, Taiyuan
[2] Department of Electronic Engineering, Taiyuan Institute of Technology, Shanxi, Taiyuan
[3] State Key Laboratory of Mechanics and Control for Aerospace Structures, Nanjing University of Aeronautics and Astronautics, Jiangsu, Nanjing
来源：
Applied Mathematics and Nonlinear Sciences | 2024年 / 9卷 / 01期
关键词：
Electrical parameters; Integrated circuits; Parametric optimization; Reinforcement learning;
D O I：
10.2478/amns-2024-2651
中图分类号：
学科分类号：
摘要：
In this paper, we first establish a model of ultra-large-scale integrated circuits and study the model architecture from basic circuit units to complex circuit units. Then, the circuit optimization problem is mathematically analyzed, and the unconstrained and constrained parametric optimization problems with electrical parameters are investigated. Reinforcement learning is introduced to a reasonably one-to-one correspondence between the parametric optimization problem and the environment in reinforcement learning, which transforms the ordinary optimization problem into a task of reinforcement learning and realizes the optimization of electrical parameters in integrated circuit design. Finally, the effect of optimizing the electrical parameters of the method in this paper is evaluated. In the case of 200 DPPM, 300 DPPM, and 400 DPPM, the number of censored test parameters of this paper's method is distributed in the range of (10,15), while the number of censored test parameters of the other methods are in the interval of (2,10), and this paper's method outperforms the other methods. This study has an important reference value to improve the efficiency, reliability, and performance of integrated circuit design, and can provide a reference for the design of integrated circuits. © 2024 Guang Yue et al., published by Sciendo.
引用
收藏
相关论文
共 22 条
  • [1] Arafin S., Coldren L.A., Advanced InP photonic integrated circuits for communication and sensing, IEEE Journal of Selected Topics in Quantum Electronics, 24, 1, pp. 1-12, (2017)
  • [2] Li J., Liu X., Mao W., Chen T., Yu H., Advances in neural recording and stimulation integrated circuits, Frontiers in Neuroscience, 15, (2021)
  • [3] Myny K., The development of flexible integrated circuits based on thin-film transistors, Nature Electronics, 1, 1, pp. 30-39, (2018)
  • [4] Ferraz O., Subramaniyan S., Chinthala R., Andrade J., Cavallaro J.R., Nandy S.K., Falcao G., A survey on high-Throughput non-binary LDPC decoders: ASIC, FPGA, and GPU architectures, IEEE Communications Surveys & Tutorials, 24, 1, pp. 524-556, (2021)
  • [5] Disney D., Letavic T., Trajkovic T., Terashima T., Nakagawa A., High-voltage integrated circuits: History, state of the art, and future prospects, IEEE Transactions on Electron Devices, 64, 3, pp. 659-673, (2017)
  • [6] Eslami M., Ghavami B., Raji M., Mahani A., A survey on fault injection methods of digital integrated circuits, Integration, 71, pp. 154-163, (2020)
  • [7] Bogaerts W., Chrostowski L., Silicon photonics circuit design: Methods, tools and challenges, Laser & Photonics Reviews, 12, 4, (2018)
  • [8] Siew S.Y., Li B., Gao F., Zheng H.Y., Zhang W., Guo P., Lo G.Q., Review of silicon photonics technology and platform development, Journal of Lightwave Technology, 39, 13, pp. 4374-4389, (2021)
  • [9] Amirsoleimani A., Alibart F., Yon V., Xu J., Pazhouhandeh M.R., Ecoffey S., Drouin D., In-Memory Vector-Matrix Multiplication in Monolithic Complementary Metal-Oxide-Semiconductor-Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives, Advanced Intelligent Systems, 2, 11, (2020)
  • [10] Zhang Q., Zhang Y., Luo Y., Yin H., New structure transistors for advanced technology node CMOS ICs, National Science Review, 11, 3, (2024)
123