共 50 条
[42]
EFFICIENT CHECK NODE PROCESSING ARCHITECTURES FOR NON-BINARY LDPC DECODING USING POWER REPRESENTATION
[J].
2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS),
2012,
:137-142
[43]
Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation
[J].
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2014, 76 (02)
:211-222
[44]
GPU Accelerated Belief Propagation Decoding of Non-Binary LDPC Codes with Parallel and Sequential Scheduling
[J].
Journal of Signal Processing Systems,
2015, 78
:21-34
[47]
Reduced-latency Scheduling Scheme for Min-max Non-binary LDPC Decoding
[J].
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS),
2010,
:414-417
[48]
Low Error-Floor Majority-Logic Decoding Based Algorithm for Non-Binary LDPC Codes
[J].
2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC),
2015,
:4072-4076