共 8 条
- [2] Kitahara S., 2022, P IEEE AS SOL STAT C, P3
- [3] A 144Kb Annealing System Composed of 9x16Kb Annealing Processor Chips with Scalable Chip-to-Chip Connections for Large-Scale Combinatorial Optimization Problems [J]. 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 64 - +
- [5] Yamamoto K., 2022, P IEEE 20 JUB WORLD, P225, DOI [10.1109/SAMI54271.2022.9780844, DOI 10.1109/SAMI54271.2022.9780844]
- [6] Yamamoto K., "IEEE J. Solid -State Circuits
- [8] A 1.3-Mbit Annealing System Composed of Fully-Synchronized 9-board x 9-chip x 16-kbit Annealing Processor Chips for Large-Scale Combinatorial Optimization Problems [J]. IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,