共 50 条
- [2] Novel CNN Accelerator Design With Dual Benes Network Architecture IEEE ACCESS, 2023, 11 : 59524 - 59529
- [3] An FPGA Implementation Method for Configurable CNN Co-Accelerator Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (07): : 1525 - 1531
- [6] The Design of Efficient Data Flow and Low-Complexity Architecture for a Highly Configurable CNN Accelerator Circuits, Systems, and Signal Processing, 2023, 42 : 4759 - 4783
- [7] Design and Implementation of Dual-Mode Four Frequency Vector Receiver PROCEEDINGS OF 2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2015, : 47 - 50
- [9] Design and implementation of Dual-Mode Correlator IP based on SoC INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS II, PTS 1-3, 2013, 336-338 : 1761 - +
- [10] A Cost-Effective CNN Accelerator Design with Configurable PU on FPGA 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 31 - 36