Flexible and High-Efficiency LDPC Encoder Architecture for CCSDS Standard

被引：0
|
作者：
Kang, Jing [1 ]
An, Junshe [1 ]
Zhu, Yan [1 ]
机构：
[1] National Space Science Center of Chinese Academy of Sciences, Beijing, China
来源：
Journal of Physics: Conference Series | 2024年 / 2833卷 / 01期
关键词：
Algorithmics - Consultative committee for space data systems - Deep space - Encoder architecture - High-throughput - Higher efficiency - Near-Earth - Optimisations - Performance - Quasi cyclic low density parity check codes;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
20
引用
收藏
相关论文
共 50 条
  • [21] High-speed LDPC Encoder Architecture for Digital Video Broadcasting Systems
    Lee, Inki
    Oh, DeockGil
    Kim, MinHyuk
    Jung, Jiwon
    2013 INTERNATIONAL CONFERENCE ON ICT CONVERGENCE (ICTC 2013): FUTURE CREATIVE CONVERGENCE TECHNOLOGIES FOR NEW ICT ECOSYSTEMS, 2013, : 608 - +
  • [22] Flexible LDPC Decoder Architecture for High-Throughput Applications
    Kim, Sangmin
    Sobelman, Gerald E.
    Lee, Hanho
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 45 - +
  • [23] A Flexible and High-Performance Hardware Video Encoder Architecture
    Wei, Kaijin
    Zhang, Shanghang
    Jia, Huizhu
    Xie, Don
    Gao, Wen
    2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 373 - 376
  • [24] Introduction to the High-Efficiency Video Coding Standard
    Ping Wu and Ming Li(R&D Center
    ZTECommunications, 2012, 10 (02) : 2 - 8
  • [25] High-Efficiency Flexible CdTe Superstrate Devices
    Barnes, T. M.
    Rance, W. L.
    Burst, J. M.
    Reese, M. O.
    Meysing, D. M.
    Wolden, C. A.
    Mahabaduge, H.
    Li, J.
    Beach, J. D.
    Gessert, T. A.
    Garner, S. M.
    Cimo, Pat
    Metzger, W. K.
    2014 IEEE 40TH PHOTOVOLTAIC SPECIALIST CONFERENCE (PVSC), 2014, : 2289 - 2292
  • [26] A Reconfigurable 74-140 Mbps LDPC Decoding System for CCSDS Standard
    Chen, Yun
    Wang, Jimin
    Li, Shixian
    Xie, Jinfou
    Zhang, Qichen
    Parhi, Keshab K.
    Zeng, Xiaoyang
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2021, E104A (11) : 1509 - 1515
  • [27] An Efficient VLSI Architecture of Parallel Bit Plane Encoder Based on CCSDS IDC
    Lu, Yi
    Lei, Jie
    Li, Yunsong
    2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
  • [28] Resource-efficient and ultra-high throughput LDPC decoder for CCSDS near-earth standard
    Li, Lintao
    Yao, Xiaoxia
    Li, Yimin
    Zhu, Ran
    Lv, Jiayi
    Li, Hua
    INTEGRATION-THE VLSI JOURNAL, 2025, 103
  • [29] A Flexible Architecture for TURBO and LDPC Codes
    Chen, Yun
    Huang, Yuebin
    Chen, Chen
    Zhou, Changsheng
    Zeng, Xiaoyang
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (12) : 2392 - 2395
  • [30] A Flexible LDPC/Turbo Decoder Architecture
    Yang Sun
    Joseph R. Cavallaro
    Journal of Signal Processing Systems, 2011, 64 : 1 - 16
12345