Scheduling synchronous dataflow graphs for efficient looping

被引：0
|
作者：
Bhattacharyya, Shuvra S. [1 ]
Lee, Edward A. [1 ]
机构：
[1] Univ of California-Berkeley, Berkeley, United States
来源：
Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology | 1993年 / 6卷 / 03期
关键词：
Digital signal processing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：271 / 288
相关论文
共 50 条
  • [41] Uniprocessor scheduling of real-time synchronous dataflow tasks
    Singh, Abhishek
    Ekberg, Pontus
    Baruah, Sanjoy
    REAL-TIME SYSTEMS, 2019, 55 (01) : 1 - 31
  • [42] Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing
    Zhou, Zheng
    Plishker, William
    Bhattacharyya, Shuvra S.
    Desnos, Karol
    Pelcat, Maxime
    Nezan, Jean-Francois
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 83 (03): : 309 - 328
  • [43] Uniprocessor scheduling of real-time synchronous dataflow tasks
    Abhishek Singh
    Pontus Ekberg
    Sanjoy Baruah
    Real-Time Systems, 2019, 55 : 1 - 31
  • [44] Extended Synchronous Dataflow for Efficient DSP System Prototyping
    Chanik Park
    Jaewoong Jung
    Soonhoi Ha
    Design Automation for Embedded Systems, 2002, 6 : 295 - 322
  • [45] Extended synchronous dataflow for efficient DSP system prototyping
    Seoul Natl Univ, Kwanak-gu, Korea, Republic of
    Proc Int Workshop Rapid Syst Prototyping, (196-201):
  • [46] Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs
    Lai-Huei Wang
    Chung-Ching Shen
    Shenpei Wu
    Shuvra S. Bhattacharyya
    Journal of Signal Processing Systems, 2013, 71 : 275 - 286
  • [47] Extended synchronous dataflow for efficient DSP system prototyping
    Park, C
    Jung, J
    Ha, S
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 6 (03) : 295 - 322
  • [48] Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs
    Wang, Lai-Huei
    Shen, Chung-Ching
    Wu, Shenpei
    Bhattacharyya, Shuvra S.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 71 (03): : 275 - 286
  • [49] Extended synchronous dataflow for efficient DSP system prototyping
    Park, CI
    Chung, JW
    Ha, SH
    TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, : 196 - 201
  • [50] Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs
    Stuijk, S.
    Basten, T.
    Geilen, M. C. W.
    Corporaal, H.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 777 - +
12345