Planarization of dielectrics used in the manufacture of very-large-scale integrated circuits

被引：0
|
作者：
Malik, Farid [1 ]
Solanki, Raj [1 ]
机构：
[1] Intel Corp, Rio Rancho, United States
来源：
Thin Solid Films | 1990年 / 194卷 / 1 -2 pt 2期
关键词：
Planarization;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1030 / 1037
相关论文
共 3 条
  • [1] Planarization of Josephson junctions for large-scale integrated NbSFQ circuits by mechanical polishing
    Satoh, T
    Hinode, K
    Akaike, H
    Kitagawa, Y
    Nagasawa, S
    Hidaka, M
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2004, 412 : 1447 - 1450
  • [2] Pattern-size-free planarization for multilayered large-scale SFQ circuits
    Hinode, K
    Nagasawa, S
    Sugita, M
    Satoh, T
    Akaike, H
    Kitagawa, Y
    Hidaka, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (12) : 2511 - 2513
  • [3] A new post-treatment for chemical-mechanical polishing process of very large-scale integrated circuit tungsten vias
    Park, H
    Cho, YJ
    Song, JI
    Koh, YB
    Lee, MY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (07): : 3871 - 3877
1