Analysis and design of the multi-valued CMOS current multiplier

被引：0
|
作者：
Tsinghua Univ, Beijing, China [1 ]
机构：
来源：
Tien Tzu Hsueh Pao | / 2卷 / 78-81期
关键词：
CMOS integrated circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Dynamic analysis of digital circuits with multi-valued simulation
    Ubar, R
    MICROELECTRONICS JOURNAL, 1998, 29 (11) : 821 - 826
  • [32] A Full-System Approach to Multi-Valued Logic Design
    Gutermann, Annina
    Becker, Juergen
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 226 - 227
  • [33] Controllability Analysis of Multi-valued Logical Control Networks
    Li, Zhiqiang
    Yang, Jian
    Song, Jinli
    PROCEEDINGS OF THE 31ST CHINESE CONTROL CONFERENCE, 2012, : 237 - 242
  • [34] DESIGN OF MULTI-VALUED CELLULAR NEURAL NETWORKS FOR ASSOCIATIVE MEMORIES
    Akiduki, Takuma
    Zhang, Zhong
    Imamura, Takashi
    Miyake, Tetsuo
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (3A): : 1575 - 1589
  • [35] Multi-valued variational inclusion problem and convergence analysis
    Balooee, Javad
    Chang, Shih-sen
    Yao, Jen-Chih
    Liu, Min
    FILOMAT, 2024, 38 (12) : 4325 - 4354
  • [36] Convergence Analysis of the Learning Algorithms for Multi-Valued Neurons
    Liang, Shuang
    Xu, Dongpo
    Liang, Jinling
    2020 10TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2020, : 18 - 23
  • [37] Design of multi-valued Cellular Neural Networks for associative memory
    Zhang, Zhong
    Akiduki, Takuma
    Miyake, Tetsuo
    Imamura, Takashi
    2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 927 - +
  • [38] Three dimensional multi-valued design in nanoscale integrated circuits
    Lyshevski, SE
    35TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2005, : 82 - 87
  • [39] Design of a Flash-based Circuit for Multi-valued Logic
    Abusultan, Monther
    Khatri, Sunil P.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 41 - 46
  • [40] MULTI-VALUED CONTRACTION MAPPINGS
    NADLER, SB
    PACIFIC JOURNAL OF MATHEMATICS, 1969, 30 (02) : 475 - &
12345