Analysis and design of the multi-valued CMOS current multiplier

被引：0
|
作者：
Tsinghua Univ, Beijing, China [1 ]
机构：
来源：
Tien Tzu Hsueh Pao | / 2卷 / 78-81期
关键词：
CMOS integrated circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] CMOS Multi-valued current comparator as protection circuit
    Samuel, Lino M.
    Patil, Savita Y.
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMMUNICATION, CONTROL, SIGNAL PROCESSING AND COMPUTING APPLICATIONS (IEEE-C2SPCA-2013), 2013,
  • [2] An ultra-low power multiplier using multi-valued adiabatic logic in 65 nm CMOS process
    Zhang Yuejun
    Ding Dailu
    Pan Zhao
    Wang Pengjun
    Yu Qiaoyan
    MICROELECTRONICS JOURNAL, 2018, 78 : 26 - 34
  • [3] Multi-valued Autoencoders for Multi-valued Neural Networks
    Hata, Ryusuke
    Murase, Kazuyuki
    2016 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2016, : 4412 - 4417
  • [4] A CMOS current-mode full-adder cell for multi-valued logic VLSI
    Barton, RJ
    Walker, TO
    Fouts, DJ
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 463 - 467
  • [5] Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits
    Turgay Temel
    Avni Morgul
    Analog Integrated Circuits and Signal Processing, 2004, 39 : 191 - 204
  • [6] Implementation of multi-valued logic gates using full current-mode CMOS circuits
    Temel, T
    Morgul, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 39 (02) : 191 - 204
  • [7] A novel current-mode design scheme for multi-valued logic gates
    Temel, T
    Morgul, A
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 609 - 612
  • [8] A Multi-Valued 350nm CMOS Voltage Reference
    Lourenco, Nuno
    Alves, Luis Nero
    Cura, Jose Luis
    2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 629 - 632
  • [9] Design and optimization of the multi-valued quantum adder
    Ai, Jing-wen
    Zhang, Ting-yan
    Lu, Si-jun
    Bai, Ming-qiang
    Mo, Zhi-wen
    PHYSICA SCRIPTA, 2025, 100 (04)
  • [10] Testability Design of Multi-valued RTD circuits
    Lin Mi
    Zhang Haipeng
    Sun Lingling
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 510 - 513
12345