Low-power domino logic multiplier using low-swing technique

被引：0
作者：
Rjoub, A. [1 ]
Koufopavlou, O. [1 ]
机构：
[1] Univ of Patras, Patras, Greece
来源：
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems | 1998年 / 2卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 48
相关论文
共 50 条
  • [41] Novel low-voltage low-power full-swing BiNMOS logic gate
    Margala, M
    Durdle, NG
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (05) : 487 - 498
  • [42] A Low-Power High-Radix Switch Fabric Based on Low-Swing Signaling and Partially-Activated Input Lines
    Song, Dogyoon
    Kim, Jaeha
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [43] A Low-Power High-Radix Switch Fabric Based on Low-Swing Signaling and Partially-Activated Input Lines
    Song, Dogyoon
    Kim, Jaeha
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [44] Low-swing interconnect interface circuits
    Zhang, H
    Rabaey, J
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 161 - 166
  • [45] Feasibility study of low-swing clocking
    Markovic, D
    Tschanz, J
    De, V
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 547 - 550
  • [46] SCDNDTDL: a technique for designing low-power domino circuits in FinFET technology
    Sandeep Garg
    Tarun K. Gupta
    Journal of Computational Electronics, 2020, 19 : 1249 - 1267
  • [47] SCDNDTDL: a technique for designing low-power domino circuits in FinFET technology
    Garg, Sandeep
    Gupta, Tarun K.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) : 1249 - 1267
  • [48] A Low-Power Management Technique for High-Performance Domino Circuits
    Tsai, Yu-Tzu
    Tsai, Cheng-Chih
    Chien, Cheng-An
    Cheng, Ching-Hwa
    Guo, Jiun-In
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [49] A ROM based Low-Power Multiplier
    Paul, Bipul C.
    Fujita, Shinobu
    Kajima, Masaki
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 69 - +
  • [50] A Novel Low Power, High Performance Design Technique for Domino Logic
    Kavatkar, Sunil
    Gidaye, Girish
    2015 IEEE BOMBAY SECTION SYMPOSIUM (IBSS), 2015,
12345