Low-power domino logic multiplier using low-swing technique

被引：0
作者：
Rjoub, A. [1 ]
Koufopavlou, O. [1 ]
机构：
[1] Univ of Patras, Patras, Greece
来源：
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems | 1998年 / 2卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 48
相关论文
共 50 条
  • [31] A Novel Low Power Keeper Technique for Pseudo Domino Logic
    Bansal, Deepika
    Singh, B. P.
    Kumar, Ajay
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2015,
  • [32] High-Speed Low-Power FinFET Based Domino Logic
    Rasouli, Seid Hadi
    Koike, Hanpei
    Banerjee, Kaustav
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 829 - +
  • [33] Review on Domino Logic Techniques for High Speed Low-Power Logic Circuit Application
    Bala, T. Vinoth
    Rishi, P. L.
    Sharuya, R.
    Subashree, N.
    Sneha, M.
    Sabarikannan, M. M.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 968 - 971
  • [34] A Low-Power, Area Efficient Design Technique for Wide Fan-in Domino Logic based Comparators
    Patnaik, Satwik
    Mehrotra, Shruti
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 923 - 928
  • [35] Low-power FPGA using partially low swing routing architecture
    Matsumoto, Y
    Masaki, A
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2005, 88 (11): : 11 - 19
  • [36] A low-power, area efficient design technique for wide fan-in domino logic based comparators
    1600, IEEE Computer Society : 923 - 928
  • [37] A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology
    Garg, Sandeep
    Gupta, Tarun K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
  • [38] A high-speed/low-power multiplier using an advanced spurious power suppression technique
    Chen, Kuan-Hung
    Chu, Yuan-Sun
    Chen, Yu-Min
    Guo, Jiun-In
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3139 - 3142
  • [39] A low-power multiplier using adiabatic CPL circuits
    Wang, Ling
    Hu, Jianping
    Dai, Jing
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 21 - 24
  • [40] Low-Power Stack Pseudo Domino Logic using Contention-Alleviated Precharge Keeper
    Bansal, Deepika
    Singh, B. P.
    Kumar, Ajay
    2016 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (INCITE) - NEXT GENERATION IT SUMMIT ON THE THEME - INTERNET OF THINGS: CONNECT YOUR WORLDS, 2016,
12345