Low-power domino logic multiplier using low-swing technique

被引：0
|
作者：
Rjoub, A. [1 ]
Koufopavlou, O. [1 ]
机构：
[1] Univ of Patras, Patras, Greece
来源：
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems | 1998年 / 2卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 48
相关论文
共 50 条
  • [21] FDSTDL: Low-power technique for FinFET domino circuits
    Garg, Sandeep
    Gupta, Tarun K.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (06) : 917 - 940
  • [22] Low-power multiplier designs using dual supply voltage technique
    Supmonchai, B.
    Chunak, P.
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 13 - 16
  • [23] High-speed low-power on-chip global interconnects using low-swing self-timed regenerators
    Rezaei, Hossein
    Moghaddam, Soodeh Aghli
    Rahmati, Abdolreza
    MICROELECTRONICS JOURNAL, 2016, 58 : 76 - 82
  • [24] INDIDO: A novel low-power approach for domino logic circuits
    Mushtaq, Umayia
    Akram, Md Waseem
    Prasad, Dinesh
    Islam, Aminul
    PHYSICA SCRIPTA, 2024, 99 (07)
  • [25] Low-power technology mapping for mixed-swing logic
    Dragone, N
    Rutenbar, RA
    Carley, LR
    Zafalon, R
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 291 - 294
  • [26] Low-Swing Self-Timed Regenerators for High Speed and Low-Power On-Chip Global Interconnects
    Rezaei, Hossein
    Moghaddam, Soodeh Aghli
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 188 - 192
  • [27] Multithreshold voltage low-swing/low-voltage techniques in logic gates
    Rjoub, A
    Koufopavlou, O
    INTEGRATION-THE VLSI JOURNAL, 2004, 38 (02) : 283 - 298
  • [28] A Low-Power Dual Threshold Voltage-Voltage Scaling Technique for Domino Logic Circuits
    Arun, P.
    Ramasamy, S.
    2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION & NETWORKING TECHNOLOGIES (ICCCNT), 2012,
  • [29] Low-Power Null Convention Logic Multiplier Design Based On Gate Diffusion Input Technique
    Metku, Prashanthi
    Kim, Kyung Ki
    Kim, Yong-Bin
    Choi, Minsu
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 233 - 234
  • [30] Low-power driven logic synthesis using accurate power estimation technique
    Patil, P
    Chou, TL
    Roy, K
    Rabindra, R
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 179 - 184
12345