共 45 条
[41]
Over-Clocked SSD: Safely Running Beyond Flash Memory Chip I/O Clock Specs
[J].
2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20),
2014,
:536-545
[43]
Low-latency Memory-mapped I/O for Data-intensive Applications on Fast Storage Devices
[J].
2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC),
2012,
:766-770
[44]
Power Integrity Chip-Package-PCB Co-Simulation for I/O Interface of DDR3 High-Speed Memory
[J].
IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM,
2008,
:31-+
[45]
A Digital-Intensive 2-to-9.2 Gb/s/pin Memory Controller I/O with Fast-Response LDO in 10nm CMOS
[J].
2018 IEEE SYMPOSIUM ON VLSI CIRCUITS,
2018,
:151-152