ONE-CHIP MICROCOMPUTER EXCELS IN I/O AND MEMORY-INTENSIVE USES.

被引:0
作者
Peuto, Bernard L.
Prosenko, Gary J.
Estrin, Judy
Bass, Charles
机构
来源
Electronics | 1978年 / 51卷 / 18期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Eight-bit microprocessors have increased in performance and sophistication, but they have taken one of two different paths in doing so. On the one hand, some have evolved into single-chip microcomputers that emphasize input and output efficiency to the extent that they often function as microcontrollers. Others, meanwhile, have improved as microprocessors - that is, memory-intensive machines for crunching numbers and manipulating data. Although each type is suited for particular applications, it is desirable that, ultimately, one architecture serve both needs. This two-part article presents and 8-bit single-chip microcomputer that can serve as either an I/O-intensive microcomputer or as a memory-intensive microprocessor. part 1 exmines the architecture that makes this possible, and Part 2 discusses the design's software.
引用
收藏
页码:128 / 137
相关论文
共 45 条
[41]   Over-Clocked SSD: Safely Running Beyond Flash Memory Chip I/O Clock Specs [J].
Zhao, Kai ;
Venkataraman, Kalyana S. ;
Zhang, Xuebin ;
Li, Jiangpeng ;
Zheng, Ning ;
Zhang, Tong .
2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, :536-545
[43]   Low-latency Memory-mapped I/O for Data-intensive Applications on Fast Storage Devices [J].
Song, Nae Young ;
Yu, Young Jin ;
Shin, Woong ;
Eom, Hyeonsang ;
Yeom, Heon Young .
2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), 2012, :766-770
[44]   Power Integrity Chip-Package-PCB Co-Simulation for I/O Interface of DDR3 High-Speed Memory [J].
Chuang, Hao-Hsiang ;
Wu, Shu-Jung ;
Hong, Ming-Zhang ;
Hsu, Darren ;
Huang, Raphael ;
Hsiao, Li Chang ;
Wu, Tzong-Lin .
IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2008, :31-+
[45]   A Digital-Intensive 2-to-9.2 Gb/s/pin Memory Controller I/O with Fast-Response LDO in 10nm CMOS [J].
Inti, Rajesh ;
Mansuri, Mozhgan ;
Kennedy, Joe ;
Venkatram, Hariprasath ;
Hsu, Chun-Ming ;
Martin, Aaron ;
Jaussi, James ;
Casper, Bryan .
2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, :151-152