共 44 条
[33]
DATA ACQUISITION CONTROL-SYSTEM USES INTERNAL 16-BIT MICROCOMPUTER TO HANDLE 4800 I/O LINES
[J].
COMPUTER DESIGN,
1982, 21 (09)
:80-&
[35]
Memory Mapped I/O Register Test Case Generator for Large Systems-on-Chip
[J].
2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS,
2023,
[36]
Balanced Memory Architecture for High I/O Intensive Information Services for Autonomous Decentralized System
[J].
ISADS 2009: 2009 INTERNATIONAL SYMPOSIUM ON AUTONOMOUS DECENTRALIZED SYSTEMS, PROCEEDINGS,
2009,
:93-+
[38]
A novel non-volatile memory storage system for I/O-intensive applications
[J].
Frontiers of Information Technology & Electronic Engineering,
2018, 19
:1291-1302
[40]
Over-Clocked SSD: Safely Running Beyond Flash Memory Chip I/O Clock Specs
[J].
2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20),
2014,
:536-545