DETECTION OF DIGITAL FSK USING A PHASE-LOCKED LOOP.

被引:0
|
作者
Lindsey, W.C.
Simon, M.K.
机构
来源
| 1975年
关键词
Phase locked loops;
D O I
暂无
中图分类号
学科分类号
摘要
A classical problem in digital FSK modulation is the evaluation of the receiving system performance when an estimator-correlator that incorporates a phase-locked loop is employed. This paper examines the problem using a new approach which is based upon the renewal Markov process theory and the Meyr distribution. The effective noise is properly characterized by unfolding the renewal Markov process associated with the loop phase error. The assumptions inherent in the analysis apply to the case where the bandwidth of the if filter which precedes the phase-locked loop is designed to be several times the data rate because of frequency uncertainties due to channel Doppler and oscillator instabilities, but the frequency deviation to data rate ratio may be chosen small (if desired) to optimize system error probability performance. In addition to presenting results for the case where the oscillator instabilities are assumed absent and channel Doppler is perfectly tuned out at the receiver oscillator, the effects of small residual Doppler on system error probability performance is considered.
引用
收藏
页码:16 / 22
相关论文
共 50 条
  • [21] RESOLVER ANGLE ENCODING USING DIGITAL PHASE-LOCKED LOOP
    BELL, KC
    COX, DB
    HANKS, PV
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1976, 12 (03) : 414 - 414
  • [22] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
    YAMASHITA, M
    TSUJI, T
    NISHIMURA, T
    MURATA, M
    NAMEKAWA, T
    PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
  • [23] A design method for digital phase-locked loop
    Ru Jiyuan
    Liu Yujia
    Xue Wei
    PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
  • [24] Markov model for digital phase-locked loop
    Samokhvalov, A.A.
    Kondrat'ev, A.V.
    Timofeev, A.A.
    Elektromagnitnye Volny i Elektronnye Systemy, 2005, 10 (06): : 47 - 55
  • [25] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
    WALTERS, SM
    TROUDET, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
  • [26] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
    RUSSO, F
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94
  • [27] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
    GARODNICK, J
    GRECO, J
    SCHILLING, DL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764
  • [28] Digital Phase-Locked Loop and its Realization
    Kao, Tsai-Sheng
    Chen, Sheng-Chih
    Chang, Yuan-Chang
    Hou, Sheng-Yun
    Juan, Chang-Jung
    AIC '09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATIONS: RECENT ADVANCES IN APPLIED INFORMAT AND COMMUNICATIONS, 2009, : 415 - +
  • [29] EFFECT OF FAST JITTER ON A LATCH-TYPE PHASE COMPARATOR IN A PHASE-LOCKED LOOP.
    Yamashita, Masamitsu
    Murata, Masashi
    Namekawa, Toshihiko
    Matsuda, Yoshiteru
    Electronics and Communications in Japan (English translation of Denshi Tsushin Gakkai Zasshi), 1976, 59 (07): : 27 - 34
  • [30] Phase synchronization using zero crossing sampling digital phase-locked loop
    Pavljasevic, S
    Dawson, F
    PCC-OSAKA 2002: PROCEEDINGS OF THE POWER CONVERSION CONFERENCE-OSAKA 2002, VOLS I - III, 2002, : 665 - 670