共 50 条
- [22] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
- [23] A design method for digital phase-locked loop PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
- [24] Markov model for digital phase-locked loop Elektromagnitnye Volny i Elektronnye Systemy, 2005, 10 (06): : 47 - 55
- [25] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
- [28] Digital Phase-Locked Loop and its Realization AIC '09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATIONS: RECENT ADVANCES IN APPLIED INFORMAT AND COMMUNICATIONS, 2009, : 415 - +
- [29] EFFECT OF FAST JITTER ON A LATCH-TYPE PHASE COMPARATOR IN A PHASE-LOCKED LOOP. Electronics and Communications in Japan (English translation of Denshi Tsushin Gakkai Zasshi), 1976, 59 (07): : 27 - 34
- [30] Phase synchronization using zero crossing sampling digital phase-locked loop PCC-OSAKA 2002: PROCEEDINGS OF THE POWER CONVERSION CONFERENCE-OSAKA 2002, VOLS I - III, 2002, : 665 - 670