Low power design using double edge triggered flip-flops

被引：62
|
作者：
Hossain, Razak [1 ]
Wronski, Leszek D. [1 ]
Albicki, Alexander [1 ]
机构：
[1] Univ of Rochester, Rochester, United States
来源：
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | 1994年 / 2卷 / 02期
关键词：
Computational complexity - Computer architecture - Computer simulation - Electric network synthesis - Energy dissipation - Transistors;
D O I：
10.1109/92.285754
中图分类号：
学科分类号：
摘要：
In this paper we study the power savings possible using double edge triggered (DET), instead of, conventional single edge triggered (SET) flip-flops. We begin the paper by introducing a set of novel D-type double edge triggered flip-flops which can be implemented with fewer transistors than any previous design. The power dissipation in these flip-flops and single edge triggered flip-flops is compared via architectural level studies, analytical considerations and simulations. The analysis includes an implementation independent study on, the effect of input sequences, in the energy dissipation of single and double edge triggered flip-flops. The system level energy savings possible by using registers consisting of double edge triggered flip-flops, instead of single edge triggered flip-flops, is subsequently explored. The results are extremely encouraging, indicating that double edge triggered flip-flops are capable of significant energy savings, for only a small overhead in complexity.
引用
收藏
页码：261 / 264
相关论文
共 50 条
  • [41] Individual flip-flops with gated clocks for low power datapaths
    Lang, T
    Musoll, E
    Cortadella, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (06): : 507 - 516
  • [42] Power Industry Policy Flip-Flops
    Reitenbach, Gail
    POWER, 2015, 159 (10) : 6 - 6
  • [43] Design of Flip-Flops Using Reversible DR Gate
    Rao, Anurag Govind
    Dwivedi, Anil Kumar Dhar
    APPLICATIONS OF ARTIFICIAL INTELLIGENCE TECHNIQUES IN ENGINEERING, VOL 2, 2019, 697 : 223 - 237
  • [44] Design and implementation of adaptive clock gating technique with double edge triggered flip flops
    Sudhakar, K.
    Selvakumar, T.
    Jayasingh, T.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [45] Low power Conditional-Discharge Pulsed Flip-Flops
    Zhao, PY
    Darwish, T
    Bayoumi, M
    ESA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2003, : 204 - 209
  • [46] Comparative Analysis and Design of Harmonic Aware Low-Power Latches and Flip-Flops
    Khan, Muhammad Imran
    Lin, Fujiang
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [47] Ultra-low power flip-flops for MTCMOS circuits
    Levacq, D
    Dessard, V
    Flandre, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4681 - 4684
  • [48] DESIGN OF D FLIP-FLOPS WITH LOW POWER-DELAY PRODUCT BASED ON FINFET
    Liao, Kai
    Cui, Xiaoxin
    Liao, Nan
    Wang, Tian
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [49] Discussion on the low-power CMOS latches and flip-flops
    Qiu, XH
    Chen, HY
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 477 - 480
  • [50] THE OPTIMUM DC DESIGN OF FLIP-FLOPS
    RITCHIE, DK
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1953, 41 (11): : 1614 - 1617
12345