Low power design using double edge triggered flip-flops

被引：62
|
作者：
Hossain, Razak [1 ]
Wronski, Leszek D. [1 ]
Albicki, Alexander [1 ]
机构：
[1] Univ of Rochester, Rochester, United States
来源：
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | 1994年 / 2卷 / 02期
关键词：
Computational complexity - Computer architecture - Computer simulation - Electric network synthesis - Energy dissipation - Transistors;
D O I：
10.1109/92.285754
中图分类号：
学科分类号：
摘要：
In this paper we study the power savings possible using double edge triggered (DET), instead of, conventional single edge triggered (SET) flip-flops. We begin the paper by introducing a set of novel D-type double edge triggered flip-flops which can be implemented with fewer transistors than any previous design. The power dissipation in these flip-flops and single edge triggered flip-flops is compared via architectural level studies, analytical considerations and simulations. The analysis includes an implementation independent study on, the effect of input sequences, in the energy dissipation of single and double edge triggered flip-flops. The system level energy savings possible by using registers consisting of double edge triggered flip-flops, instead of single edge triggered flip-flops, is subsequently explored. The results are extremely encouraging, indicating that double edge triggered flip-flops are capable of significant energy savings, for only a small overhead in complexity.
引用
收藏
页码：261 / 264
相关论文
共 50 条
  • [21] Low-power sequential circuit design using T flip-flops
    Wu, XW
    Pedram, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2001, 88 (06) : 635 - 643
  • [22] Dual-edge triggered level converting flip-flops
    Mahmoodi-Meimand, H
    Roy, K
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 661 - 664
  • [23] Timing characterization of dual-edge triggered flip-flops
    Nedovic, N
    Aleksic, M
    Oklobdzija, VG
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 538 - 541
  • [24] Differential Edge-Triggered Flip-Flops Using Neuron-MOS Transistors
    Hang, Guoqiang
    Hu, Xiaohui
    Zhu, Hongli
    You, Xiaohu
    2013 9TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2013, : 313 - 317
  • [25] SCAN DESIGN USING STANDARD FLIP-FLOPS
    REDDY, SM
    DANDAPANI, R
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (01): : 52 - 54
  • [26] Two novel low power and very high speed pulse triggered flip-flops
    Razmdideh, Ramin
    Saneei, Mohsen
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (12) : 1925 - 1934
  • [27] DOUBLE-EDGE-TRIGGERED FLIP-FLOPS.
    Unger, Stephen H.
    IEEE Transactions on Computers, 1981, C-30 (06) : 447 - 451
  • [28] Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops
    Wang, Xiaowen
    Robinson, William H.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (09) : 2401 - 2411
  • [29] Analysis and design of low-energy flip-flops
    Markovic, D
    Nikolic, B
    Brodersen, RW
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 52 - 55
  • [30] Conditional techniques for low power consumption flip-flops
    Nedovic, N
    Aleksic, M
    Oklobdzija, VG
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 803 - 806
12345