On efficiency of transport triggered architectures in DSP applications

被引：0

作者：

Heikkinen, Jari ^{[1
]}

Takala, Jarmo ^{[1
]}

Cilio, Andrea ^{[2
]}

Corporaal, Henk ^{[3
]}

机构：

[1] Tampere University of Technology, P.O.B. 553, 33101 Tampere, Finland

[2] Delft University of Technology, Mekelweg 4, 2628 CD Delft, Netherlands

[3] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

Advances in Systems Engineering, Signal Processing and Communications | 2002年

关键词：

Benchmarking - Computer aided software engineering - Computer architecture - Data transfer - Encoding (symbols) - Fast Fourier transforms - High level languages - Parallel processing systems - Program compilers;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The trend in programmable architectures for digital signal processing (DSP) is to move towards high-level language programming, which sets high requirements for compilers to efficiently exploit the instruction level parallelism in modern processors. In this paper, efficiency of transport triggered architectures (TTA) in DSP applications is discussed. The efficiency of a high-level compiler on a TTA is compared to commercial very long instruction word DSP architecture. The effect of different coding styles in high-level language code is evaluated with a DSP benchmark, fast Fourier transform.

引用

页码：25 / 29

共 50 条

[41] A delay-optimal static scheduling of DSP applications mapped onto multiprocessor architectures
Itradat, Awni
Ahmad, M. O.
Shatnawi, Ali
PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 386 - +
[42] Synthesis of configurable architectures for DSP algorithms
Ramanathan, S
Visvanathan, V
Nandy, SK
TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 350 - 357
[43] High-flying DSP architectures
IEEE Spectrum, 11 (53-56):
[44] SCHEDULING WITH REGISTER CONSTRAINTS FOR DSP ARCHITECTURES
DEPUYDT, F
GOOSSENS, G
DEMAN, H
INTEGRATION-THE VLSI JOURNAL, 1994, 18 (01) : 95 - 120
[45] Compiled simulation of programmable DSP architectures
Zivojnovic, V
Tjiang, S
Meyr, H
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 16 (01): : 73 - 80
[46] High-flying DSP architectures
Geppert, L
IEEE SPECTRUM, 1998, 35 (11) : 53 - 56
[47] Parallel interleaving on parallel DSP architectures
Richter, T
Fettweis, GP
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 195 - 200
[48] Viewpoints of DSP software and service architectures
Purhonen, A
Niemelä, E
Matinlassi, M
JOURNAL OF SYSTEMS AND SOFTWARE, 2004, 69 (1-2) : 57 - 73
[49] Network on chip for parallel DSP architectures
Jing, YL
Fan, XY
Gao, DY
Hu, J
EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2005, 3820 : 265 - 274
[50] Programmable DSP architectures: Part II
Lee, Edward A.
IEEE ASSP magazine, 1992, v (0n): : 4 - 14

← 1 2 3 4 5 →