On efficiency of transport triggered architectures in DSP applications

被引：0

作者：

Heikkinen, Jari ^{[1
]}

Takala, Jarmo ^{[1
]}

Cilio, Andrea ^{[2
]}

Corporaal, Henk ^{[3
]}

机构：

[1] Tampere University of Technology, P.O.B. 553, 33101 Tampere, Finland

[2] Delft University of Technology, Mekelweg 4, 2628 CD Delft, Netherlands

[3] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

Advances in Systems Engineering, Signal Processing and Communications | 2002年

关键词：

Benchmarking - Computer aided software engineering - Computer architecture - Data transfer - Encoding (symbols) - Fast Fourier transforms - High level languages - Parallel processing systems - Program compilers;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The trend in programmable architectures for digital signal processing (DSP) is to move towards high-level language programming, which sets high requirements for compilers to efficiently exploit the instruction level parallelism in modern processors. In this paper, efficiency of transport triggered architectures (TTA) in DSP applications is discussed. The efficiency of a high-level compiler on a TTA is compared to commercial very long instruction word DSP architecture. The effect of different coding styles in high-level language code is evaluated with a DSP benchmark, fast Fourier transform.

引用

页码：25 / 29

共 50 条

[31] On the Efficiency of Flexible Ethernet Client Architectures in Optical Transport Networks
Eira, Antonio
Pereira, Andre
Pires, Joao
Pedro, Joao
JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2018, 10 (01) : A133 - A143
[32] Four new DSP architectures
Levy, M
EDN, 1996, 41 (05) : 26 - 26
[33] Telecom is shaping DSP architectures
Bindra, A
ELECTRONIC DESIGN, 1998, 46 (28) : 18 - 18
[34] Interleaving on Parallel DSP Architectures
Thomas Richter
Gerhard P. Fettweis
Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 161 - 173
[35] Interleaving on parallel DSP architectures
Richter, T
Fettweis, GP
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2): : 161 - 173
[36] A new generation of DSP architectures
Ackland, B
D'Arcy, P
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 531 - 536
[37] DSP enhances VXI architectures
Klopfer, R
EE-EVALUATION ENGINEERING, 1997, 36 (03): : 48 - &
[38] Reuse of CAN-based legacy applications in time-triggered architectures
Obermaisser, Roman
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2006, 2 (04) : 255 - 268
[39] Performance and Energy Efficiency Evaluation for HPC Applications in Heterogeneous Architectures
Kloh, Vinicius
Yokoyama, Daniel
Yokoyama, Andre
Silva, Gabrieli
Ferro, Mariza
Schulze, Bruno
2018 SYMPOSIUM ON HIGH PERFORMANCE COMPUTING SYSTEMS (WSCAD 2018), 2018, : 162 - 169
[40] Novel architectures for high-efficiency amplifiers for wireless applications
Radisic, V
Qian, YX
Itoh, T
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1998, 46 (11) : 1901 - 1909

← 1 2 3 4 5 →