On efficiency of transport triggered architectures in DSP applications

被引：0
|
作者：
Heikkinen, Jari [1 ]
Takala, Jarmo [1 ]
Cilio, Andrea [2 ]
Corporaal, Henk [3 ]
机构：
[1] Tampere University of Technology, P.O.B. 553, 33101 Tampere, Finland
[2] Delft University of Technology, Mekelweg 4, 2628 CD Delft, Netherlands
[3] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
来源：
Advances in Systems Engineering, Signal Processing and Communications | 2002年
关键词：
Benchmarking - Computer aided software engineering - Computer architecture - Data transfer - Encoding (symbols) - Fast Fourier transforms - High level languages - Parallel processing systems - Program compilers;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The trend in programmable architectures for digital signal processing (DSP) is to move towards high-level language programming, which sets high requirements for compilers to efficiently exploit the instruction level parallelism in modern processors. In this paper, efficiency of transport triggered architectures (TTA) in DSP applications is discussed. The efficiency of a high-level compiler on a TTA is compared to commercial very long instruction word DSP architecture. The effect of different coding styles in high-level language code is evaluated with a DSP benchmark, fast Fourier transform.
引用
收藏
页码：25 / 29
相关论文
共 50 条
  • [21] Response of transport triggered architectures for high-speed processor design
    Alam, S. M. Shamsul
    Choi, GoangSeog
    IEICE ELECTRONICS EXPRESS, 2013, 10 (05):
  • [22] Transport Triggered Array Processor for Vision Applications
    Safarpour, Mehdi
    Hautala, Ilkka
    Lopez, Miguel Bordallo
    Silven, Olli
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2019, 2019, 11733 : 361 - 372
  • [23] An applications-based approach to measuring DSP efficiency
    Chase, JG
    Pretty, C
    Bedarida, A
    Bettler, P
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 59 - 62
  • [24] A SEU injection tool to evaluate DSP-based architectures for space applications
    Benso, A
    Martinetto, S
    Prinetto, P
    Mariani, R
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 537 - 538
  • [25] Mapping DSP applications on processor/Coarse-Grain Reconfigurable Array architectures
    Galanis, Michalis D.
    Dimitroulakos, Gregory
    Goutis, Costas E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3666 - +
  • [26] An implementation for test-time reduction in VLIW transport-triggered architectures
    Zivkovic, VA
    Tangelder, RJWT
    Kerkhoff, HG
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 203 - 212
  • [27] An Implementation for Test-Time Reduction in VLIW Transport-Triggered Architectures
    V.A. Zivkovic
    R.J.W.T. Tangelder
    H.G. Kerkhoff
    Journal of Electronic Testing, 2002, 18 : 203 - 212
  • [28] Hardware evaluation of low power communication mechanisms for transport-triggered architectures
    Pionteck, T
    García, A
    Kabulepa, LD
    Glesner, M
    14TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2003, : 141 - 147
  • [29] An implementation for test-time reduction in VLIW transport-triggered architectures
    Zivkovic, VA
    Tangelder, RJWT
    Kerkhoff, HG
    ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 106 - 113
  • [30] Comparison of RISC-V and transport triggered architectures for a postquantum cryptography application
    Akcay, Latif
    Ors, Berna
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (01) : 321 - 333
12345