MEMORY BOARD USING ON-CHIP CACHE CD BUBBLE DEVICES.

被引：0

作者：

Nagai, H. ^{[1
]}

Yamada, Y. ^{[1
]}

Suga, S. ^{[1
]}

Takahashi, K. ^{[1
]}

机构：

[1] NEC, Jpn, NEC, Jpn

来源：

IEEE translation journal on magnetics in Japan | 1984年 / TJMJ-1卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Summary form only given. The authors describe evaluation of a newly developed on-chip 4-Mb bubble memory chip using 4 mu m period ion injection. Four on-chip cache memories were mounted on a memory board and driven in series; the maximum data transfer rate achieved for a driving frequency of 125 kHz was 125 kb/s. The use of a return start capability in the memory board meant that the memory operation enabled the maximum data transfer rate to be roughly maintained in consecutive access sequences.

引用

页码：295 / 297

共 50 条

[31] On-chip temperature control circuit using common devices
Braun, FD
Parent, DW
Papalias, TA
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 215 - 218
[32] On-chip memory space partitioning for chip multiprocessors using polyhedral algebra
Ozturk, O.
Kandemir, M.
Irwin, M. J.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (06): : 484 - 498
[33] Spin Seebeck devices using local on-chip heating
Wu, Stephen M.
Fradin, Frank Y.
Hoffman, Jason
Hoffmann, Axel
Bhattacharya, Anand
JOURNAL OF APPLIED PHYSICS, 2015, 117 (17)
[34] A 2K BYTE FULLY-ASSOCIATIVE CACHE MEMORY WITH ON-CHIP DRAM CONTROL
GRIFFITH, S
GOLSON, S
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 233 - 237
[35] A Multi-Cache System for On-Chip Memory Optimization in FPGA-Based CNN Accelerators
Pacini, Tommaso
Rapuano, Emilio
Dinelli, Gianmarco
Fanucci, Luca
ELECTRONICS, 2021, 10 (20)
[36] Cache-Emulated Register File: An Integrated On-Chip Memory Architecture for High Performance GPGPUs
Jing, Naifeng
Wang, Jianfei
Fan, Fengfeng
Yu, Wenkang
Jiang, Li
Li, Chao
Liang, Xiaoyao
2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
[37] ROCKY: A Robust Hybrid On-Chip Memory Kit for the Processors With STT-MRAM Cache Technology
Talebi, Mahdi
Salahvarzi, Arash
Monazzah, Amir Mahdi Hosseini
Skadron, Kevin
Fazeli, Mahdi
IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2198 - 2210
[38] On-chip micromanipulation using a magnetically driven micromanipulator with an acoustically oscillating bubble
Park, Il Song
Shin, Jae Hun
Lee, Young Rang
Chung, Sang Kug
SENSORS AND ACTUATORS A-PHYSICAL, 2016, 248 : 214 - 222
[39] ON-CHIP ENUCLEATION USING AN UNTETHERED MICROROBOT INCORPORATED WITH AN ACOUSTICALLY OSCILLATING BUBBLE
Park, Il Song
Lee, Young Rang
Hong, Sung Jin
Lee, Kang Yong
Chung, Sang Kug
2015 28TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2015), 2015, : 1059 - 1062
[40] Rapid Display Optimization Based on On-chip Programmable Memory for Mobile Intelligent Devices
Jia, Ruo
Hu, Wei
Li, Ziheng
Ma, Zewei
Wang, Jiapei
2015 CHINESE AUTOMATION CONGRESS (CAC), 2015, : 13 - 17

← 1 2 3 4 5 →