MEMORY BOARD USING ON-CHIP CACHE CD BUBBLE DEVICES.

被引：0

作者：

Nagai, H. ^{[1
]}

Yamada, Y. ^{[1
]}

Suga, S. ^{[1
]}

Takahashi, K. ^{[1
]}

机构：

[1] NEC, Jpn, NEC, Jpn

来源：

IEEE translation journal on magnetics in Japan | 1984年 / TJMJ-1卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Summary form only given. The authors describe evaluation of a newly developed on-chip 4-Mb bubble memory chip using 4 mu m period ion injection. Four on-chip cache memories were mounted on a memory board and driven in series; the maximum data transfer rate achieved for a driving frequency of 125 kHz was 125 kb/s. The use of a return start capability in the memory board meant that the memory operation enabled the maximum data transfer rate to be roughly maintained in consecutive access sequences.

引用

页码：295 / 297

共 50 条

[21] Phase-change memory devices for on-chip neural networks
Christiana Varnava
Nature Electronics, 2021, 4 : 454 - 454
[22] Phase-change memory devices for on-chip neural networks
Varnava, Christiana
NATURE ELECTRONICS, 2021, 4 (07) : 454 - 454
[23] Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices
Chang, Meng-Fan
Lee, Albert
Chen, Pin-Cheng
Lin, Chrong Jung
King, Ya-Chin
Sheu, Shyh-Shyuan
Ku, Tzu-Kun
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2015, 5 (02) : 183 - 193
[24] ON-CHIP CACHE MEMORY GIVES MU-PS A BIG-SYSTEM LOOK
WEISSBERGER, AJ
ELECTRONIC DESIGN, 1983, 31 (21) : 133 - &
[25] Improving the Reliability of On-chip L2 Cache Using Redundancy
Bhattacharya, K.
Kim, S.
Ranganathan, N.
2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 224 - 229
[26] USING CACHE MECHANISMS TO EXPLOIT NONREFRESHING DRAMS FOR ON-CHIP MEMORIES - COMMENTS
CORTADELLA, J
JOVE, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (01) : 132 - 132
[27] On-Chip Cache Architecture Exploiting Hybrid Memory Structures for Near-Threshold Computing
Xu, Hongjie
Shiomi, Jun
Ishihara, Tohru
Onodera, Hidetoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (12) : 1741 - 1750
[28] PRODUCTION TESTING OF SERIAL CHIP MAGNETIC-BUBBLE MEMORY DEVICES
KOWALCHUK, R
MERKEL, DL
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1980, 127 (03) : C86 - C86
[29] Performance improvement using on-board wires for on-chip interconnects
Naeemi, Azad
Zarkesh-Ha, Payman
Patel, Chirag S.
Meindl, James D.
IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2000, : 325 - 328
[30] Performance improvement using on-board wires for on-chip interconnects
Naeemi, A
Zarkesh-Ha, P
Patel, CS
Meindl, JD
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 325 - 328

← 1 2 3 4 5 →