MEMORY BOARD USING ON-CHIP CACHE CD BUBBLE DEVICES.

被引：0

作者：

Nagai, H. ^{[1
]}

Yamada, Y. ^{[1
]}

Suga, S. ^{[1
]}

Takahashi, K. ^{[1
]}

机构：

[1] NEC, Jpn, NEC, Jpn

来源：

IEEE translation journal on magnetics in Japan | 1984年 / TJMJ-1卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Summary form only given. The authors describe evaluation of a newly developed on-chip 4-Mb bubble memory chip using 4 mu m period ion injection. Four on-chip cache memories were mounted on a memory board and driven in series; the maximum data transfer rate achieved for a driving frequency of 125 kHz was 125 kb/s. The use of a return start capability in the memory board meant that the memory operation enabled the maximum data transfer rate to be roughly maintained in consecutive access sequences.

引用

页码：295 / 297

共 50 条

[1] SINGLE BOARD ON CHIP CACHE BUBBLE MEMORY DEVELOPMENT
TAKAHASHI, K
YAMADA, H
NAGAI, H
SUGA, S
KOHARA, H
NEC RESEARCH & DEVELOPMENT, 1984, (75): : 23 - 31
[2] SINGLE BOARD ON CHIP CACHE BUBBLE MEMORY DEVELOPMENT.
Takahashi, Kousuke
Yamada, Hachiro
Nagai, Hajime
Suga, Seichi
Kohara, Haruki
NEC Research and Development, 1984, (75): : 23 - 31
[3] On-chip separations using disposable plastic microfluidic devices.
Ricco, AJ
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2000, 219 : U110 - U111
[4] On-chip cache memory resilience
Hwang, SH
Choi, GS
THIRD IEEE INTERNATIONAL HIGH-ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, 1998, : 240 - 247
[5] THE CACHE DRAM ARCHITECTURE - A DRAM WITH AN ON-CHIP CACHE MEMORY
HIDAKA, H
MATSUDA, Y
ASAKURA, M
FUJISHIMA, K
IEEE MICRO, 1990, 10 (02) : 14 - 25
[6] VARIABLE ON-CHIP DELAY LINE WITH JOSEPHSON DEVICES.
Kaplan, S.B.
IBM technical disclosure bulletin, 1983, 25 (10):
[7] LARGE CAPACITY MAGNETIC BUBBLE MEMORY USING 3 mu m BUBBLE Kbit DEVICES.
Tsuchiya, Kouji
Okada, Masa-aki
Yamaguchi, Yuji
Fujitsu Scientific and Technical Journal, 1981, 17 (04): : 75 - 98
[8] ION-IMPLANTED MAGNETIC BUBBLE MEMORY DEVICES.
Toyooka, T.
IEEE translation journal on magnetics in Japan, 1988, 3 (01): : 13 - 21
[9] A CMOS VAX MICROPROCESSOR WITH ON-CHIP CACHE AND MEMORY MANAGEMENT
ARCHER, DW
DEVERELL, DR
FOX, TF
GRONOWSKI, PE
JAIN, AK
LEARY, M
MINER, DG
OLESIN, A
PERSELS, SD
RUBINFELD, PI
SUPNIK, RM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 849 - 852
[10] Scratchpad memory: A design alternative for cache on-chip memory in embedded systems
Banakar, R
Steinke, S
Lee, BS
Balakrishnan, M
Marwedel, P
CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 73 - 78

← 1 2 3 4 5 →